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RE´SUME´
L’arrive´e des photode´tecteurs a` photons individuels connus sous l’acronyme
de SPAD (Single-Photon Avalanche Diode) dans un proce´de´ de fabrication
CMOS standard, a ouvert de nouvelles perspectives dans l’inte´gration de ces
capteurs ultra-sensibles avec de la logique digitale.
La lumie`re a des proprie´te´s inte´ressantes qui attirent les chercheurs en in-
formatique et e´lectronique depuis longtemps. Sa nature ondulatoire et donc
sans masse fait d’elle une candidate ide´ale pour remplacer les e´lectrons lor-
sque cela n’est pas de´ja` le cas. Ceci est notamment le cas pour les transferts
de donne´es a` longue distance. Cependant une nouvelle tendance peut eˆtre
observe´e. Les chercheurs se tournent vers la photonique, la science de la
lumie`re, pour communiquer e´galement a` courte distance. Une des raisons
de cette tendance est l’efficacite´ accrue en consommation e´nerge´tique. En
effet, les photons, les particules e´le´mentaires de la lumie`re, a` l’instar des
e´lectrons, ne subissent pas d’effets re´sistifs, capacitifs ou inductifs. La na-
ture ondulatoire de la lumie`re permet aussi aux concepteurs de se libe´rer de
proble`mes tels que le cross-talk et l’injection de bruit tout en tirant meilleur
parti des phe´nome`nes d’interfe´rence. Cependant, la photonique n’est pas en-
core la panace´e et nous ne pensons pas qu’elle remplacera entie`rement un
jour l’e´lectronique traditionnelle. Une combinaison des deux sera tre`s cer-
tainement adopte´e afin de profiter au mieux des deux mondes.
La conception de circuits inte´gre´s digitaux en technologie CMOS fait
face a` de nombreux obstacles et il n’est pas clair si la technologie sera encore
capable, dans le futur, de fournir des re´ductions de taille, des performances
accrues et des consommations re´duites. Dans ce travail, nous pre´sentons trois
investigations ou` la photoniques a` base de SPADs est inte´gre´e avec la tech-
nologie digitale CMOS.
Les trois contributions principales de cette the`se sont: des paradigmes de
communication a` base de photons individuels, des techniques de traitement et
de lecture de capteurs a` photons individuels, et des me´thodes de distribution
d’horloge et de synchronisation base´es sur les SPADs. La communication a`
base de photons individuels est propose´e en combinant des SPADs avec des
TDCs ultra-rapides avec une modulation de´die´e. Dans ce contexte, les limites
the´oriques de la capacite´ du canal en pre´sence de bruit et d’autres sources de
non-uniformite´ lie´es aux SPADs ont e´te´ de´rive´es; un TDC d’une re´solution de
17 ps a e´te´ de´montre´ sur une plateforme FPGA. A ce jour et au mieux de nos
connaissances, ceci est la plus haute re´solution reporte´e pour ce type de TDC.
Le traitement et la lecture de capteurs a` photons individuels ont e´te´ de´montre´s
dans plusieurs technologies, et en particulier avec des syste`mes d’imagerie
a` photons individuels ou` des architectures massivement paralle`les ont e´te´
e´tudie´es et imple´mente´es en CMOS. Des me´thodes de distribution d’horloge
et de synchronisation pouvant potentiellement e´liminer le proble`me de skew
inde´pendamment de la taille d’un chip ont e´te´ de´montre´es. Les avantages en
termes d’efficacite´ de cette approche sont particulie`rement inte´ressants dans
les syste`mes embarque´s avec extension du jeu d’instructions.
Cette the`se emploie la technologie des SPADs en CMOS pour plusieurs
applications en cre´ant ainsi un pont entre la conception de syste`mes digi-
taux et la photonique a` haute performance. A notre connaissance, ceci est la
premie`re tentative dans cette direction visant la technologie CMOS.
Mots cle´s: Single-Photon Avalanche Diode (SPAD), digital CMOS,
single-photon communication, photon channel capacity, Time-to-Digital Con-
verter (TDC), single-photon imaging, photon processing, Time-Uncorrelated
Photon Counting (TUPC), Time-Correlated Single-Photon Counting (TC-
SPC), sensor array readout strategies, single-photon clocking, clock distri-
bution, clock networks.
ABSTRACT
The advent of single-photon detectors known as Single-Photon Avalanche
Diodes in standard CMOS technology opened the way to new perspectives in
integrating these ultra sensitive light sensors with digital logic.
Light has some interesting properties that attracted researchers in com-
puter and electronics for a long time. Its weightlessness nature makes it a
candidate to replace electrons when it didn’t already do so. This is particu-
larly true for long distance data transfers. However a new trend can be ob-
served. Researchers are looking into photonics, the science of light, for short
distance communications as well. Power efficiency is one of the reasons of
this trend. In fact, photons, the elementary particles of light, don’t suffer
of resistive, capacitive, or inductive effects like electrons do. The wavelike
nature of light can also free designers from problems such as cross-talk and
side-channel noise injection while taking advantage of interference. However
photonics is still not the panacea and we don’t believe it will ever completely
replace electronics. Most certainly a combination of the two will be adopted
to take advantage of both worlds.
CMOS digital Integrated Circuit (IC) design faces many challenges and
it is not clear whether technology will still provide small footprints, high
performance, and low power in the future. Photonics with SPADs can answer
some of these questions. In this work, we present three investigations where
SPAD photonics is integrated within digital CMOS technology.
The main contributions of this thesis are threefold: single-photon CMOS
communication paradigms, single-photon processing and readout techniques,
single-photon clocking and synchronization methods. Single-photon commu-
nication was achieved using a combination of SPADs and ultra-fast TDCs in a
pulse position modulation scheme. In this context, theoretical channel capac-
ity limits in the presence of noise and other non-idealities typical of SPADs
were derived; a TDC with a resolution of 17 ps was demonstrated in a stan-
dard FPGA fabric. To the best of our knowledge, at the time of this writing,
this is the highest reported resolution for a TDC of this kind. Single-photon
processing and readout was achieved in several technologies, focusing on im-
age sensor design, whereby massive parallel architectures were studied and
implemented in CMOS. Single-photon clocking and synchronization was de-
monstrated allowing potentially zero skew systems irrespective of the chip
area. The power benefits of this approach in embedded systems with instruc-
tion set extensions are particularly interesting.
The thesis makes use of SPAD technology implemented in CMOS for a
number of applications creating a bridge between digital design and high per-
formance photonics. We believe that this is the first attempt in this direction
focused on CMOS technology.
Keywords: Single-Photon Avalanche Diode (SPAD), digital CMOS,
single-photon communication, photon channel capacity, Time-to-Digital Con-
verter (TDC), single-photon imaging, photon processing, Time-Uncorrelated
Photon Counting (TUPC), Time-Correlated Single-Photon Counting (TC-
SPC), sensor array readout strategies, single-photon clocking, clock distri-
bution, clock networks.
1 INTRODUCTION
COMPUTING has become the most pervasive resource of ourdaily lives. Computing devices have become more andmore powerful while size and electrical consumption have
shrunk. The most shocking comparison is perhaps that of our mo-
bile phones that pack, in a few squared centimeters, more process-
ing power than supercomputers only a few decades ago, at a frac-
tion of the power. The chips that power our devices are the fruit of
cunningly tailored trade-offs between performance, power, and die-
size (i.e. cost). Very Large Scale Integration (VLSI) was a widely
employed keyword a few years ago. Today, almost every electronic
device produced can be labeled as a highly integrated technology.
High integration is a key factor in mobile applications such as
mobile phones, laptops, and more recently, tablet computers. Small
footprint devices also spawned from the need of higher inter-chip
bandwidth, which is generally limited by capacitive and inductive
effects. Specialized devices, such as MEMs, flash memories, or op-
tical stacks, that require specific fabrication technology have also
become integrated in systems known as Systems-on-Chip (SoC).
Scaling in size of the electrical interface of integrated circuits, also
known as pads, has not followed the transistors’ trend. In fact, wire-
bonding and flip chip techniques are limiting the pads’ size reduc-
tion.
Low power operation is not restricted to mobile devices; power
budgets and, more specifically, thermal extraction limits are real
constraints even in high-performance applications. For example,
data centers packed with racks of commodity or high-end comput-
ing platforms have enormous power requirements for normal op-
eration and air conditioning. While the cost of operation can be
1
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reduced for the customer, the eco-friendly arguments is also be-
coming a non-negligible incentive.
High performance, at the risk of stating the obvious, is pursued
to enable evermore computing/networking intensive applications.
Performance can be characterized in terms of throughput, band-
width, latency, and availability, to name a few usual metrics. When
raw performance cannot be achieved by mere scaling of technology
and clock frequency, parallelism is employed at the cost of silicon
area. In fact, the area of chips keeps growing as more cores are
integrated and heterogeneous systems created.
These three aforementioned contradictory requirements (high
integration, low power, and high performance) are inevitably present
in today’s devices design. Technology scaling has helped pushing
these limits, nonetheless, researchers are investigating alternative
methods in order to expand beyond the current limitations.
high integration
low
pow
er
hi
gh
pe
rfo
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Figure 1.1: Tradeoff in current chip design
.
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One alternative method is to use photons, the elementary parti-
cle and fundamental unit of light. Photonics has already been ex-
ploited in the past for long distance communication. For a long
time and still to date sensors have been made in custom processes
that are generally not compatible with the standard logic process
widely used and known as Complementary Metal-Oxide Semicon-
ductor (CMOS) technology. In 2003, the horizon changed dramat-
ically when Rochas et al. presented the first single-photon detector
fabricated in CMOS technology [1]. In fact, starting around the be-
ginning of the 21st century, a major focus of photonics has been on
silicon. Silicon being the element used as substrate in CMOS tech-
nology, the integration of single-photon sensors in CMOS opened
new applications where light sensing and digital data processing are
combined.
Silicon photonics research at Intel [2] and IBM [3] for example,
are now focusing on building light emitting devices, modulating de-
vices, and receivers for chip-to-chip communication in the scope of
high performance computing at first. In board-to-board and cabinet
level interconnect, optical communication is the de facto standard.
These research programs are pushing the boundary to the chip level
and they are also addressing board level optical transmission [4].
The scope of this thesis is to propose an optical approach where
the electrical one falls short and, by no means, promote an all-
optical solution. Also the single-photon techniques presented do
not necessarily imply that only a single photon is used but rather
that a single detected photon is sufficient to trigger the desired ef-
fect. In fact, for practical reasons but to some extent, many photons
can be used.
After a review of the existing state of the art in CMOS based
photon detection, generation, and transport in chapter 2, the thesis is
organized in three main sections. First, single-photon communica-
tion amenable for inter- and intra-chip communication is discussed
3
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Figure 1.2: Structure of the thesis.
in chapter 3. A time-to-digital converter implementation and eval-
uation is particularly detailed in this chapter. Second, chapter 4
discusses single-photon processing, focusing on single-photon de-
tection and readout integration in CMOS, as well as its applications.
Third, a system for optical clock distribution is presented in chap-
ter 5. The concluding chapter 6 describes future work and other
possible applications. The main contributions of this work are also
summarized in chapter 6.
4
2 SINGLE-PHOTON DETECTION ANDGENERATION
PHOTONICS is the science of light. From generation to de-tection, it covers amongst others transmission, modulation,and amplification of light. Photons, the elementary particles
of light, present the particular duality of being both particles and
waves. Although we will focus on the corpuscular aspect mainly,
the wave-like aspects should be kept in mind.
Silicon photonics is a sub-class of photonics in which the light
interacts with the most widely used semiconductor in industry: sil-
icon. The semiconductor industry has grown and refined processes
to fabricate larger and larger chips on purified crystalline silicon
dies with very well controlled yield. High integration again is the
motive that drives research of photonics with silicon. The ma-
jor players, Intel and IBM, have silicon photonics research pro-
grammes [2, 3] that have produced very interesting results these
recent years.
This chapter is meant as a review of the state of the art in silicon
photonics with a certain bias on detectors. However we will shortly
review light generation devices in section 2.2, and photons transport
and modulation techniques in silicon in section 2.3.
2.1 Single-Photon Detection
Originally, detection of single-photon events has been and is still
performed with Photomultiplier Tubes (PMTs). These vacuum tube
devices, generally bulky by construction, provide detection in a
wide spectrum with low noise but with high time response and
jitter in the order of nanoseconds. Multichannel or Microchannel
5
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Plates (MCPs), while still relatively large, can also provide opto-
electric conversion and amplification with multiple channels that
can be used for example in event position detection. Multichannel
Plates (MCPs) may reach picosecond timing resolutions.
Avalanche Photodiodes (APDs) are solid state devices in which
photon-induced electron-hole pairs are accelerated by an electric
field. These accelerated carriers may produce secondary electron-
hole pairs by impact ionization. This process is known as avalan-
che multiplication. APDs have been built in GaAs, SiGe, and Si
substrates. The first appearing APDs, also known as reach-through
APDs (RAPDs), are thick devices built “vertically” in which a large
region of absorption (pi region) is layered on top of a p-n multiplica-
tion region. RAPDs have high breakdown voltage, high sensitivity
in the visible and IR spectrum, large active area, and relatively poor
timing resolution. A second category of APDs, which are the sub-
ject of interest of this thesis, are thin devices that present a reduced
active area, low photon detection but excellent timing resolution are
built with planar technology. Moreover, another advantage of the
planar technology is that it suits well to high densitiy integration
and quenching circuitry when required for normal operation.
A Single-Photon Avalanche Diode (SPAD) is an APD operated
above breakdown voltage, in the so-called Geiger mode. In Geiger
mode of operation, SPADs exhibit a virtually infinite optical gain,
however a mechanism must be provided to quench the avalanche.
SPADs and APDs in general have been built in custom and
rather expensive processes until Rochas et al. presented the first
SPAD built in standard CMOS technology, in 2003 [1, 5]. The
breakthrough opened the way to large integrated arrays of SPADs
[6] with an extremely low fabrication cost due to the use of a stan-
dard process. Many efforts have been made to port SPADs from
sub-micron technology to deep sub-micron technology, such as [7]
for 0.35 µm, [8–10] for 180 nm, [11–13] for 130 nm, and [14] for
6
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90 nm technology. Generally speaking SPADs show excellent tim-
ing response and good quantum efficiency at the expense of long
dead time and hard-to-control noise rate figures.
2.1.1 Single-Photon Avalanche Diode
The SPAD active region or depletion region is a p-n junction that
forms the diode. Biasing the diode near or above breakdown volt-
age induces a high electric field in the depletion region enabling the
avalanche multiplication process. A typical I-V curve of a SPAD is
shown in figure 2.1, the breakdown voltage for this device is 9.4 V.
−10−8−6−4−20
10−12
10−11
10−10
10−9
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Figure 2.1: I-V curve of a 130 nm SPAD [12, 13].
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Figure 2.2: The SPAD and surrounding buffering and quenching cir-
cuitry.
The operating voltage Vop is generally described in terms of the
breakdown voltage Vbd of the device and the excess bias Ve:
Vop = |Vbd|+ Ve.
The device requires quenching circuitry in order to stop the ava-
lanche-induced current. Failure to do so would damage the device.
There exist several techniques to accomplish quenching, classified
in active and passive quenching. The simplest approach to pas-
sive quenching is to use a ballast resistance. The avalanche current
causes the diode reverse bias voltage to drop below breakdown, thus
pushing the junction to linear avalanching and even pure accumu-
lation mode. Active quenching generally consists of a feedback-
forced voltage drop below breakdown with the same effects as pas-
sive quenching. After quenching, the device requires a certain re-
covery or recharge time, to return to the initial state. Recharge can
also be active or passive depending whether the bias of the diode is
forced or not forced above breakdown. The quenching and recov-
ery times are collectively known as dead time. Figure 2.2 shows a
passive quenching and passive recharge scheme.
Hereafter will be discussed several figures of merit of SPADs
such as DCR, PDP, jitter, dead time, and afterpulsing. A compari-
son of several devices will be also given toward the end of this sec-
tion. Knowing the fundamental limitations of these devices yields
8
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to several applications that can take advantage of the technology
while avoiding their drawbacks.
−40 −20 0 20 40 60 80
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Ve = 3V
Ve = 2V
Ve = 1V
Figure 2.3: Example of dark count rate versus temperature with a 130 nm
SPAD. Source: [13].
SPADs noise measured as Dark Count Rate (DCR) is the mean
frequency of spurious pulses. Spurious pulses are mainly due to
tunneling and thermal generation. Tunneling in SPADs is a stochas-
tic phenomenon where a particle crosses the bandgap. The tunnel-
ing probability highly increases with the electric field and becomes
dominant for field values in excess of 106 V/cm. Thermal genera-
tion can cause an electron in the valence band to transition to the
conduction band. The presence of traps, intermediate energy levels
in the bandgap, accentuate both tunneling and thermal generation.
Figure 2.3 shows an example of DCR variation as a function of tem-
9
Single-Photon Detection and Generation
perature for a 130 nm CMOS implementation. Also shown in the
figure, the DCR also increases as Ve increases. Note that different
devices may show different DCR behaviors depending on whether
tunneling or thermal effects are dominant. For the case depicted in
figure 2.3, we can see that for temperatures above 40 ◦C thermally
generated free carriers are the main contributors, while tunnelling
dominates at room temperature and below.
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Figure 2.4: Illustration of Photon Detection Probability curves at differ-
ent excess bias. Source: [12, 13].
Photon Detection Probability (PDP) is defined as the probabil-
ity that a photon of wavelength λ generates a pulse at the output
of the SPAD. For CMOS SPADs there are two factors that affect
PDP. First, the photons need to reach the silicon and be absorbed.
Depending the optical stack, photons are reflected, refracted, or ab-
sorbed before reaching the substrate. Second, photons that reach
10
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the substrate must generate an electron-hole pair for an avalanche
build-up to be triggered. For this to happen, the generated free car-
riers must lie in the depletion region of the SPAD (as carriers gener-
ated in a region with a low electric field will very likely recombine).
Therefore the depth of the depletion region and the excess bias play
an important role in PDP figures. Figure 2.4 shows PDP curves
for a 130 nm CMOS SPAD. Note that increasing excess bias Ve
does not always increase PDP as at some point DCR will dominate
hence PDP decreases. Note that CMOS SPADs have a peak in PDP
between 400 nm and 600 nm.
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Figure 2.5: Histogram of the timing of pulses generated by SPAD illumi-
nated with a fixed frequency picosecond laser source [12, 13].
Timing resolution or jitter is crucial for application where the
exact arrival time of photons (and the event they represent) is re-
quired. The timing resolution in SPADs is influenced by the avalan-
11
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che build-up process, parasitic capacitance, and the noise threshold
of the output buffer. The avalanche steepness is dependent on the
electrical field, while the capacitance and the threshold noise are de-
pendent of the geometry and the technology. SPADs jitter is char-
acterized by illuminating the active region with a fixed-frequency
low-jitter laser source and controlling the intensity so as to prevent
pileup effects. An histogram of the arrival time of SPAD’s pulses
with respect to the laser trigger is constructed. The full-width-at-
half-maximum value is taken as timing jitter. Figure 2.5 shows an
example of histogram built with a 40 MHz laser diode. Note that
the measurement taken also accounts for jitter in the laser source
and the measurement instrument both of which are relatively small
(a few picoseconds) compared to the measured jitter.
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Figure 2.6: Afterpulsing probability at nominal dead-time (40 ns) for a
0.35 µm SPAD.
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The dead time is defined as the minimum time between two
photons that the sensor can unambiguously detect. For SPADs, the
dead time is highly dependent on the quenching and, if present,
recharging circuitry. The dead time is a design parameter, when
building a SPAD with the surrounding circuitry (also known as
SPAD ensemble), that affects the Afterpulsing Probability (APP).
Afterpulses are avalanche breakdowns that occur when carriers from
previous avalanches get trapped in the multiplication region. Af-
terpulsing effects can be reduced by either limiting the number of
carriers an avalanche builds or allowing trapped carriers to evacuate
the multiplication region before the SPAD is recharged to the op-
erational state. Carrier limitation is done by reducing the parasitic
capacitances. In CMOS, the integrated quenching and read-out cir-
cuitry intrinsically limit parasitic capacitances. Slowing down the
recharge time, hence increasing the dead time, contributes to lower
the APP. Figure 2.6 shows a typical APP curve.
Table 2.1 presents a comparison of CMOS SPADs from the first
0.8 µm device presented by Rochas et al. [1] to the latest 90 nm
SPAD by Karami [14, 15]. The trend of the decreasing breakdown
voltage (from the older to the newer devices) is due to increasing
doping levels and increased tunneling effects [16]. The DCR in-
crease is also mainly due to tunneling. The large timing jitter of [15]
can be attributed to the large active area combined with the diffusion
of minority carriers, generated by photons absorbed deeper than the
depletion region, back into the multiplication region. The depletion
region being shallower in this technology due to a higher electric
field.
13
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2.2 Photon Generation
Light generation can be categorized in many ways: incadescence
for light emission of hot body, chemiluminescence for light emis-
sion in chemical reactions, electroluminescence for light emission
in response to an electric current, mechanoluminescence for light
emission by solid under mechanical stress, etc. We are interested
in electroluminescence as it can be conveniently controlled electri-
cally, however the principles of light emission are similar in many
other cases. Two fundamental photon emission cases are known:
spontaneous emission and stimulated emission.
In the first case, an electron in an excited state at energy level
Eh may transition to a lower level El. While doing so, it emits a
photon with energy hν = Eh −El, where ν is the frequency and h
Planck’s constant (fig. 2.7a). Spontaneous emission is fundamental
process behind the incandescent light bulbs, light-emitting diodes,
cathodic or plasma displays to cite a few.
In stimulated emission, photons with energy hν are generated
by the transition of an electron from an excited level to a ground
level similar to spontaneous emission. However, the transition is
triggered by another photon of energy hν (fig. 2.7b). Note also
that the newly generated photon’s phase, frequency, polarization,
and direction are the same as the triggering photon. The process of
stimulated emission is used principally in lasers.
The integration of spontaneous and stimulated emission devices
is a highly researched area. Because of the indirect bandgap of sil-
icon, highly integrated spontaneous emission devices often use III-
V nitride direct bandgap semiconductors processed on top sapphire
substrates [17–21] that can be bump-bonded to CMOS drivers for
instance [22]. Efficient silicon LEDs were demonstrated by using
dislocation loops [23] or one- and two-photon assisted sub-bandgap
light emission [24]. Experiments in fluorescence life-time imag-
15
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Eh
El
hν
(a)
Eh
El
hν hν
hν
(b)
Figure 2.7: Spontaneous photon emission (a) when an electron a excited
state Eh transits to a lower lever energy state. In stimulated emission (b)
the transition is triggered by a existing photon, the newly emitted pho-
ton has the same phase, frequency, polarization, and direction as the the
triggering photon.
ing (FLIM) are good examples of use of integrated micro-LEDs
arrays [22] while optical stack considerations are shown in [20].
SPADs also present spontaneous emission of photons during ava-
lanche breakdown although the intensity is rather limited and the
timing not yet well controlled [13].
Lasers are stimulated emission devices that are known since
the 1960s. Semiconductor lasers are today the most produced laser
found in many consumer electronic apparatuses. Similarly to LEDs,
silicon integrated lasers were only first demonstrated in 2004 [25]
and are still an active subject of research [26, 27], the main limi-
tation of these devices being their large size and require external
optical pumping. Hybrid lasers such as [28] address theses issues
by incorporating III-V elements in the amplification region and cou-
pling light in an SOI cavity.
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2.3 Photon Transport and Modulation
Free air transport of photons can be the first approach to moving
light from point A to point B. However, scattering, reflections, and
refractions might render an optical setup difficult to control. Con-
finement of light can be done efficiently with optical waveguides.
By taking advantage of total internal reflection between two ma-
terial of different refractive index, light is confined and generally
can be channeled in a given direction with low attenuation. Opti-
cal fibers generally made of silica (SiO2) use this property for long
distance communication.
Low attenuation is dependent on the wavelength and the ma-
terial used. For example, the absorption coefficients of silicon are
shown in figure 2.8.
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Figure 2.8: Silicon absorption coefficients. Source: [29]
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Waveguides have been implemented in silicon and with the ad-
vent of Silicon-on-Insulator (SOI) technology highly integrated in a
CMOS compliant substrate [30–32]. For example, figure 2.9 shows
the cross section on a waveguide on an SOI wafer.
Silicon modulators built early in the 1990s by Treyz et al. [34]
where leading the way to integrated light modulation. Since then,
several SOI based modulators have been built [35–41]. The mod-
ulators use free-carrier absorption effects in p-i-n diodes combined
with Mach-Zehnder interferometry. Recent modulators such those
in [37–41] show modulation bandwidths in excess of 10 Gbps. An
example of how light can be effectively coupled from a fiber into
an SOI waveguide is shown in figure 2.10.
Si
SiO2
Si
Figure 2.9: Cross section of a SOI based waveguide. For reference, the
top silicon layer thickness can range from 12 nm to 100 µm, and the buried
oxide layer thickness 10 nm to 3 µm. Source: [33].
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Figure 13.7.1: SEM photograph of a holographic lens (upper right corner). Light is coupled from the optical fiber into the
waveguides or vice-versa.
10µm fiber core
waveguides
igure 2.10: Example f fib r coupled i to SOI waveguide with a holo-
graphic lens. Source: [37]
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3 SINGLE-PHOTON COMMUNICATION
CHIP designers are developing increasingly complex integra-ted systems that require more and more die space for highthroughput I/O pads. As a result, inter- and intra-chip com-
munication is becoming one of the largest sources of noise and
power dissipation on chip and also the bottleneck for performance.
While transistor count has followed Moore’s law; I/O pads have not
evolved at the same pace. Moreover, due to bonding inductance,
very high bit rates are possible at a cost of prohibitively high cur-
rents. Parallelism has often been used, but at a cost of large silicon
area.
Traditional alternatives have been flip-chip and chip-level via
technology [42]. However, reliability, cost, and flexibility are still
open issues, especially when it comes to large inter-chip buses when
more than two chips are involved. This is becoming an especially
pressing problem with the emergence of densely packaged multi-
processor and multi-core systems. For this reason, 3D and system-
in-package (SiP) techniques have been conceived to enable stacks
of inter-bonded dies (see figure 3.1). The problem with this ap-
proach is however the limitation of speed imposed by bonding wires
and the power dissipation of drivers.
To overcome these limitations, researchers have turned to wire-
less solutions based on capacitive, inductive, and optical methods
[37, 43, 44]. While capacitive and inductive methods are effective
in reducing power and ensuring high speed, they are only appropri-
ate for pairs of chips. Hence, they are ineffective for broadcast and
multi-chip systems.
Optical interconnects for inter-chip communication have been
proposed decades ago. Their slow adoption is due mainly to the
21
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Figure 3.1: System-in-package wirebonding.
complexity of receivers whose output needs to be amplified, con-
verted to a digital signal, and synchronized. These functions require
area and may dissipate significant power. The lack of compact, low
power optical sources has also been an issue. Commercial solutions
for cabinet-level interconnect are actively developed by IBM, Intel,
and Luxtera to name a few [2,3,45]. The current devices, generally
built in CMOS SOI technology with Germanium deposited or flip-
chip APDs, are not yet easily integrable into single-chip or multi-
chip formats due to size and complex building processes although
recent progress seem to address these issues [46].
In this chapter a new approach to optical communication is pro-
posed that can be integrated in standard CMOS technologies uti-
lizing a fraction of the area and power of a pad. The proposed
approach is amenable to optical broadcasting, optical clock distri-
bution, and optical buses (both vertical and horizontal). The core
of the optical interconnect channel is a CMOS SPAD. Thanks to its
digital output it requires no amplification, no A/D conversion, nor
any other type of signal processing. However, in SPADs the detec-
tion cycle can be as high as a few tens of nanoseconds. Thus, a sim-
ple digital modulation scheme must be added to achieve through-
puts of several gigabit-per-second.
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Figure 3.2: PPM modulation. The data to be modulated is shown at the
top of the diagram. Q represents the length of the modulation slot. The
position of the pulse in a slot represents the data.
We selected Pulse Position Modulation (PPM), a scheme that
encodes K bits into Q = 2K time slots in the total allotted range
R = Q∆T (see fig. 3.2). PPM was selected to minimize the effects
of SPAD dead time. In fact SPAD dead time in the order of a few
tens of nanosecond, would limit On-Off Keying (OOK) modulation
throughput to a few megabit per second. With PPM, we take advan-
tage of the SPAD’s photon-to-avalanche timing response whose jit-
ter can be reduced to a few picoseconds. In fact, note that R should
be higher than the detection cycle to ensure proper operation of the
communication link.
A highly integrated application of the proposed system is de-
picted in figure 3.3. Optical data signals are generated, for exam-
ple, in an integrated CPU by a micro LED similar to [18]. A sub-
nanosecond optical pulse was demonstrated for this device using
CMOS drivers that occupy a fraction of the area of a pad. Light is
focused on the active region of a SPAD by micro lenses. Note also
that optical chip-to-board and optical chip-to-chip communications
could also benefit from this approach replacing optical channels
with conventional fibers or waveguides for example.
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Figure 3.3: Inter-chip communication with LEDs, micro-lenses, and
SPADs.
The detecting section of the channel is represented by a SPAD
and integrated PPM decoder. The optical channel may be using
integrated micro-optics that can be integrated on chip as a standard
issue in most CMOS technologies. Multi-chip vertical buses can
be obtained in this way by stacking dies that have been thinned.
Optical transmission is ensured by low absorption coefficients of
silicon in the visible spectrum.
Data Source
Encoding
Modulation Channel Demodulation
Decoding
Data Sink
X Y
Transmitter Receiver
Figure 3.4: Point-to-point communication model.
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3.1 Building Blocks
A traditional point-to-point communication system comprises the
following elements: data source, encoder, modulator, channel, de-
modulator, decoder, and data sink. Figure 3.4 shows the chain re-
lation between these elements. Several layers of protocol can be
added on top of the data source/sink to provide reliability and flow-
control. However, we will focus particularly on the modulation and
demodulation part.
Pulse
Gen
delay line
Data
PPM Encoded Data
Figure 3.5: Simplified PPM modulation scheme.
Modulation of the data pulse in the proposed scheme can be
implemented in several ways. Figure 3.5 presents a simplistic sche-
matic of a modulator. The most critical issue in any modulator
is to output pulses at a precise timing with a resolution ∆T that
pushes the limits of the technology. The use of one or several
delay lines (whether electrical or optical) seems a natural choice.
Performing PPM modulation requires precise and fast timing con-
trol of light emission. Laser emission is generally best controlled
in either constant emission or pulsed at fixed frequency. Shutter-
based techniques combined with constant light source were pro-
posed in [47] but bandwidth is limited by the shutter speed. A sim-
ilar approach is to use interferometry as means of shutter to expand
the bandwidth [40]. Pulse emission at a fixed frequency can be
modulated with several delay lines multiplexed at the transmission
rate [48–50]. Integrated light emitting diode such as [18,22,51,52]
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seem also good candidates for direct modulation. In particular, ref-
erences [22, 51, 52] show sub-nanosecond optical pulses with an
array of micro-LEDs.
Starting from the principle that optical to electrical conversion
is available, demodulation of PPM signaling requires timing dif-
ferentiation. The approach taken in [53] is to delay the integrated
signal in Q delay lines, a pair-wise comparison of all signals is per-
formed and fed into a “greatest of” receiver to recover the data.
Shalaby in [48] counts photons in each interval∆T and the interval
with the maximum count is selected. Shalaby also proposes parallel
sampling of the Q timeslots. Note that using SPADs it is difficult to
count photons in an interval∆T when∆T approaches or is smaller
of the SPADs dead time. However we can use the fast timing re-
sponse of the SPAD to retreive the position of the first pulse in a
frame. In this work, similar to [54], we propose to use a time dis-
criminator such as a Time-to-Digital Converter (TDC) to retrieve
the timing of the first pulse, hence the data. A TDC implementa-
tion is presented in section 3.3 with experimental results.
SPAD
delay line
Decoded Data
1-in-Q Decoder
Q
1
Q-1
Figure 3.6: Example of PPM demodulation scheme.
Source coding is used to provide error detection and correc-
tion. Furthermore, it can be used to approach channel capacity [55].
Reed-Solomon codes and Turbo Codes are widely used for this pur-
pose [56, 57]. Both are of particular interest when used with opti-
cal PPM communication as shown in [58, 59] for the former and
in [49, 50] for the latter.
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3.2 Theory and Limits
Optical communication channels have been extensively studied from
early in the 70s to well after the 90s [47–50,53,58–66]. In this sec-
tion, the results found in literature are re-derived with the SPAD
peculiarities in mind.
3.2.1 Time Resolution Limits
Theoritical limits on the time resolution in an optical communica-
tion system were pointed out by Butman et al. in [62]. The fun-
damental limit is imposed by the quantum mechanics energy-time
uncertainty principle:
∆E∆T ≥ h, (3.1)
where ∆E is the energy change in the system. The time resolution
with which we can measure this change is represented by ∆T and
h is Planck’s constant. In other words, the time of the arrival of an
energy changing event cannot be measured with arbitrary high pre-
cision. In the case of photons, the energy of a photon at frequency
ν is hν and equation 3.1 leads to
∆T ≥ 1
ν
. (3.2)
At visible frequencies the resolution approaches 1× 10−15 s or
1 fs. Note that while we detect photo-induced electrons and that
timing of these events could be performed with arbitrarily high pre-
cision, the actual limitation comes from the photo-optical process-
ing [62].
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3.2.2 Channel Capacity
Butman in [62] already derived the bandwidth limitations in the
case of a noiseless PPM-encoded optical channel. As also described
in [63], the capacity of such channel can be made infinite, by de-
creasing ∆T . However, as derived in section 3.2.1, ∆T is ulti-
mately limited by the quantum mechanic uncertainty principle. We
will therefore derive the channel capacity by varying ∆T down to
the 1 fs limit. In this section, we will first derive the channel capac-
ity in the ideal case. We will then introduce SPAD’s non-idealities
and derive the channel capacity again.
The traditional idea of a point-to-point communication chan-
nel comprises a transmitter, a channel, and a receiver (figures 3.4
and 3.7). X and Y are random variables representing the transmit-
ted codes before and after the channel respectively. The modula-
tion proposed, PPM, uses Q time slots of ∆T seconds to encode
Q source codes. A pulse present in time slot tn represents the nth
code.
Tx Channel Rx
X Y
Figure 3.7: Point-to-point communication model.
The channel is modeled in the context of PPM modulation as
a Q-ary erasure channel. In this model, a code is either received
(not-erased) with probability 1 −  or not received (erased) with
probability . The channel capacity as defined by information the-
ory is determined by
C = max
PX
I(X;Y ), (3.3)
where the mutual information I(X;Y ) = H(X) −H(X|Y ). The
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X Y
1 1
2 2
3 3
...
...
Q Q
?
1−

Figure 3.8: Q-ary erasure channel.
conditional entropy of X given Y is defined by:
H(X|Y ) =
∑
y
P (y)H(X|Y = y). (3.4)
In the case of Q-ary erasure channel, the only non-zero term of the
sum in eq. 3.4 is when y = ?. In fact when y = {1..Q}, knowing y
completely determines x. The entropy
H(X|Y = ?) = H(X)
because knowing y does not give any information on x. From equa-
tions 3.3 and 3.4 the channel capacity:
C = max
PX
(
H(X)− H(X))
= max
PX
(1− )H(X). (3.5)
29
Single-Photon Communication
The entropy H(X) is maximized when X is uniform i.e.
H(x) = −
∑
y
P (y) log2 P (y)
= Q× 1
Q
log2Q
= log2Q.
(3.6)
Therefore the channel capacity of a PPM encoded optical channel
is
Cch = (1− ) log2Q bits/channel use. (3.7)
A channel use takes Q∆T seconds therefore the capacity is
C =
(1− )
∆T
log2Q
Q
bits/s. (3.8)
In the noiseless case the erasure probability  derives from the
stochastic nature of light. Let us take a time interval∆T and a light
source of intensity Φs photons per second. The probability that n
photons are generated in a time period of∆T seconds is Poissonian
with λ = Φs∆T , hence:
P (n photons generated) =
(Φs∆T )
ne−Φs∆T
n!
. (3.9)
The erasure probability  is the probability that no photons are gen-
erated during period ∆T therefore
ideal = P (no photons generated) = e−Φs∆T . (3.10)
The ideal channel capacity is plotted in figure 3.9 varying Q and
∆T . We note that 1 Gbps could already be achieved at a resolution
of ∆T = 100 ps.
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Figure 3.9: Ideal channel capacity with Φs∆T = 1.
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When we take into account SPADs photon detection probabil-
ity ppd, the channel model described in the preceding paragraphs
still holds. For simplicity we assume that the photon detection non-
ideality of the SPAD is in the channel and the receiver is ideal.
We compute the erasure probability pdp as the cumulated proba-
bility that no photons are detected assuming that photon detections
in SPAD are independent and that the photon detection process is
independent of the photon generation process.
pdp =
∞∑
k=0
P (k photons generated)(1− ppd)k (3.11)
= e−Φs∆T
∞∑
k=0
(Φs∆T (1− ppd))k
k!
(3.12)
= e−Φs∆T eΦs∆T (1−ppd) (3.13)
= e−Φs∆Tppd . (3.14)
Equation 3.11 is equivalent to saying that the probability of era-
sure is the sum of the probabilities that for the period of time ∆T ,
zero photons are generated, one photon is generated and one pho-
ton is not detected, two photons are generated and two photons are
not detected, etc. In (3.12) we use the well known series expansion
ex =
∑∞
k=0 x
k/k!. In figure 3.10 the channel capacity is plotted
against PDP given Φs∆T = 1 and Q = 2†. A PDP of 10 % yields
a drop in channel capacity of one order of magnitude.
†For such low value of Q and ∆T , a very low SPAD dead time is required for
proper operation.
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Figure 3.10: Channel capacity variation according to photon detection
probability. Φs∆T = 1, Q = 2.
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In order to derive the capacity in presence of noise, we need
to change the channel model. Figure 3.11 shows the mapping of
the chosen Q-ary noisy erasure channel. The conditional distribu-
tion P (X|Y ) completely defines the channel transition probabili-
ties hence the capacity. The decoding strategy, which influences
P (X|Y ), is defined as follow. For each period Q∆T , the timing
of the first pulse defines the code. The noise is modeled as a Pois-
son process with rate λN . We define N to be the time of arrival of
the first noise pulse (we assume noise pulses are not erased). The
random variable N has an exponential distribution with rate λN .
The conditional distribution P (X|Y ) for the Q-ary noisy erasure
channel is
P (Y = j|X = i) =

j − j+1 j < i
j(1− pdp) + (j − j+1)pdp j = i
(j − j+1)pdp j > i
Qpdp j = ?
(3.15)
where i = P (N > i∆T ) = e−λN i∆T .
X Y
1 1
2 2
3 3
...
...
Q Q
?
Figure 3.11: Q-ary noisy erasure channel.
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The solution of equation 3.3 in the general case requires to
find the distribution of X that maximizes the mutual information
I(X;Y ). Equation 3.3 can be rewritten as
C = max
p(x)
I(X;Y )
= max
p(x)
∑
x
∑
y
p(x)p(y|x) log p(x|y)
p(x)
.
(3.16)
While equation 3.16 can be solved algebraically in several cases,
we chose to use Arimoto-Blahut algorithm [67, 68] to solve it nu-
merically with p(y|x) given by equation 3.15. The capacity per
channel use was computed with noise ranging from a few herzt to
one gigahertz. The results in figure 3.12 show that even in the case
of noise as high as a few kilohertz, channel capacity is very close to
the noiseless case.
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Figure 3.12: Capacity per channel use in presence of noise and erasure.
Q = 4.
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SPAD’s dead time and afterpulsing should also be addressed.
The effects of dead time can be mitigated in several ways. Let τdt
denote the dead time. Imposing ∆T > τdt would be very limiting
in bandwidth unless τdt can be made arbitrarily small. Relaxing the
requirement to Q∆T > τdt enables large channel capacity but, as
the channel looses its memoryless property, state-dependent coding
must be performed. Afterpulsing is highly linked with dead time. It
can be seen as data-correlated noise which further reduce channel
capacity. Source coding, such as block length coding, could be used
to alleviate some of the these effects, however, we didn’t yet expand
our research in this area beyond the following paragraph.
Although we derived the channel capacity as a function of sev-
eral system design variables, care should be taken in analyzing the
numbers. As channel capacity is an upper limit to the transmission
rate achievable, the practical limits are actually that of the source
coding schemes implemented. We will not discuss source coding
besides the fact that well known coding schemes such as Turbo
Codes and Low Density Parity Check (LDPC) codes have shown
performance approaching channel capacity. Area, power, and per-
formance of such a system need to be analyzed in a prototype in
order to finish this discussion. A first step toward this goal is pre-
sented in the next section, where we review time discrimination.
3.3 Time discrimination
This section is devoted to the measurement of time, that can be
applied, but not limited to, PPM demodulation. In many applica-
tions, the precise measurement of the time difference between two
signals spaced in time is important, especially when digital pulses
are used relating to different physical measurements. Examples
of such applications include time-of-flight sensors, optical correla-
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tion spectroscopes, positron emission tomography instruments, and
pulse position demodulators [69–71]. High time resolution, typ-
ically 100 ps, is key to achieving the desired performance, while
high throughput is often required as well. For instance, in metro-
logical applications, high throughput has the effect of achieving the
wanted accuracy in a shorter time, thus improving the speed of a
measurement or making it possible to achieve unprecedented ac-
curacies whenever a phenomenon is fast occurring. Similarly, ap-
paratuses, such as LIDARs, LADARs, and RADARs, as well as
techniques using time-resolved imaging can benefit from this func-
tionality [72, 73].
We look to implement time measurement with Field Program-
mable Gate Array (FPGA) devices. However some of this discus-
sion also apply to custom ASIC designs. Several techniques exist
to measure a time difference; the simplest is based on a counter. In
principle, the clock frequency of the counter determines the reso-
lution. Thus, if metastability effects are ignored, to achieve 100 ps
of resolution, a 10 GHz clock is required. Due to bandwidth limi-
tations, it is generally not feasible to achieve such clock speeds in
most commercial FPGAs. Alternatively, a time-to-amplitude con-
verter (TAC) can be used. TACs enable detection of extremely
short time differences by translating time onto voltage that can then
be measured with high precision. However, this approach requires
high-speed analog switches, high-precision current sources, and, in
most cases, high-resolution A/D converters, components generally
not available in conventional FPGAs.
An alternative is the use of a time-to-digital converter (TDC).
TDCs are digital components that can be implemented in a fully-
digital design style either as an ASIC or an FPGA. The literature
on this type of devices is quite extensive, however, to our knowl-
edge, none of them have implemented simultaneously in FPGA
sub-nanosecond resolution and high throughput [74–85]. High time
37
Single-Photon Communication
resolution and high throughput are often contradictory specifica-
tions, however by proper use of design techniques and heavy use of
pipelining, it is generally possible to achieve a good compromise.
In the design proposed in [86] for example, a 3-stage pipelined TDC
was used to achieve 10 MS/s with a resolution of 97 ps. However,
the TDC was designed in full-custom style and it occupied a surface
of approximately 0.4 mm2. In addition, the design was highly opti-
mized, so as to achieve Process, Voltage and/or Temperature (PVT)
variability control via a built-in feedback loop.
This section develops the FPGA-based TDC architecture pre-
sented in [83, 87, 88]. Two implementations of the architecture are
presented. For the purpose of clarity, the latest implementation in a
65 nm FPGA is presented and the 130 nm FPGA implementation is
shortly discussed in section 3.3.5. The 65 nm Virtex 5 implemen-
tations achieves an overall resolution of 17 ps over a range of tem-
peratures. The TDC requires only 1208 slices while the throughput
is 20 MS/s in normal operating mode and 300 MS/s in Turbo mode.
The TDC exploits several design techniques to best utilize the avail-
able technology while maintaining high utilization efficiency. A
repetitive fabric of CLBs is thus utilized to minimize clock net dis-
tribution mismatches while limiting skew. In addition, two calibra-
tion techniques are proposed for countering PVT variations albeit
focusing mainly on temperature compensation.
The PVT variability control can be achieved either via a power
supply control feedback on board or using an entirely digital scheme.
The latter technique is based on the use of a periodical measurement
of the fine delay of the TDC’s built-in delay line. In case of tem-
perature variations, each delay element will change its propagation
delay, thus the number of delay elements will be adjusted. To main-
tain virtually the same resolution, the raw codes are mapped to the
correct time difference using an appropriate table, while inter-value
interpolations may be used. The same technique can be used when
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migrating the TDC configuration from one FPGA to another and
from one power supply to another, so as to achieve PVT indepen-
dence.
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3.3.1 Architecture
General Considerations
Several time resolution methods are usually used in order to extend
the range of measurement of time-to-digital converters. The Nutt
interpolation technique splits the measurement between a coarse
and fine (figure 3.13). At the coarsest level, a counter is usually
employed, achieving nanosecond resolutions. At finer levels, the
two most used approaches are
1. The Vernier method: it reaches its finest resolutions by har-
nessing the difference of propagation delays of the elements
used. Generally two oscillators slightly out of tune [89,90] or
two tapped delay lines with slightly different delay [91, 92]
are used.
2. The tapped delay line method: the method uses compensated
[86, 93–96] or non-compensated [76–78] tapped delay lines.
The resolution here is inherent to the delay element used.
These techniques have been mapped to FPGA with relative ease.
References [74–76, 81] use the Vernier method with mismatched
delay lines while [80,85] use ring oscillators. In [77–79,82,83], like
in this thesis the tapped delay line method based on carry propaga-
tion lines is employed. Dedicated carry lines present nowadays in
all FPGA fabrics are usually employed in adder logic and therefore
each adder’s bit has a flip-flop nearby. For example, the Virtex-5
slices carry logic is shown in figure 3.14.
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start COARSEFINE
FIFO
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Figure 3.13: The global architecture of the TDC uses the Nutt interpola-
tion technique whereby the measurement is split between coarse and fine.
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CLK
Figure 3.14: Xilinx Virtex-5 slice (partial) with carry logic and sequential
logic. CIN and COUT are inter-slice carry signal ports from the slice
below and to the slice above respectively.
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The architecture of the presented TDC, as shown in figure 3.15,
consists of a free running coarse counter, a tapped delay line im-
plemented in a carry chain, an input signal filter, an encoder, reset
logic, and readout logic. The principle of operation is the follow-
ing. Time is split in frames of 16 coarse clock cycles. The state
of the delay line is latched at every clock cycle. A three-stage syn-
chronizer is used to minimize metastability effects. Whenever the
hit signal arrives, it propagates in the delay line. The detection and
measurement is then performed by detecting transition in the first
bits of the line. The thermometer encoded value in the line is con-
verted to binary. Finally, the coarse and fine values are read out
through a FIFO. A clock cycle is reserved for resetting the state of
the delay line and filter, therefore one single measurement may be
performed per frame.
D Q
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DFF
COARSE
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RST CTRL ENCODER
1
clock
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delay line
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fine value
&
control
FIFO
R
Figure 3.15: Normal mode architecture of the TDC. The hit signal is fed
to the delay line through a filter flipflop. The state of the delay line is
latched at the rising edge of the clock which acts as stop signal. The reset
circuitry, coarse counter, encoder, and FIFO are in the same synchronous
domain.
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Setup time or hold time of the fine chain latches are sometimes
violated in the normal operation of the TDC. The value of violat-
ing latches will eventually resolve into a one or a zero. However,
this can produce bubbles in the code, even when assuming a per-
fectly unskewed clock distribution. In the presence of clock skew,
this phenomenon also occurs. A bubble-tolerant thermometer-to-
binary encoder is required to limit the effect of bubbles on the out-
put codes.
The design was implemented in VHDL with a completely au-
tomatic place and route procedure. Constraints were used to place
the delay chain in the desired locations and no manual routing was
performed.
Reducing Dead Time
The hit signal propagates from the filtering flipflop to the fine delay
line. Assuming an all-ones reset state of the line, zeros propagate
from the beginning of the line toward the end. Since the line is
sampled at each clock cycle, the resulting succession of fine states
could be (bits flowing right to left):
coarse fine line
0 11111111111111111111
1 11111111111111100000
2 11100000000000000000
3 00000000000000000000
. . . . . .
14 00000000000000000000
15 11111111111111111111
The measurement is armed at cycle 1 while cycle 15 resets the
line to start a new measurement. The dead time is defined as the
minimum time between the end of a measurement and the start of
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the next one. For the architecture shown in figure 3.15, the dead
time is one clock cycle. To reduce it, we propose to make use of
propagation of ones and zeros alternatively with a toggling filter
(fig. 3.16). With this architecture, the dead time is reduced to the
minimum toggling time of the input filter flip-flop (<500 ps).
DFF
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RST CTRL ENCODER
clock
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delay line
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fine value
&
control
FIFO
D Q
Figure 3.16: Turbo mode architecture. The two main differences from the
normal mode architecture are: 1. the hit signal is filtered with a toggling
flip-flop, hence ’0’s and ’1’s propagate through the delay line alternatively.
2. The filter and the line state latches are not reset anymore.
This architecture, referred to in the remainder of this chapter
as Turbo mode, has the advantage of increased readout speed and
the ability to handle multiple hits per frame. There are three main
limitations of this design. First, the high-to-low and low-to-high
transitions formed by the traveling hit signal have different prop-
agation delays in the delay line. This yields an asymmetry in the
measurement. Second, the metastability of the delay line latches is
higher than in the normal architecture. The latches and input filter
are never reset, therefore a metastable state can persist depending
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on the clock frequency used. Third, the complexity of the encoder
increases if detection of multi hits per clock cycle is required. Note
however that our encoder can only encode a single measurement
per clock cycle.
3.3.2 Digital Calibration
As traditional compensation techniques are not readily available in
FPGAs, we need to rely on digital techniques to calibrate PVT vari-
ability. A method for mapping code to real-time value is necessary
and of particular importance is the range of elements used in the
fine line from which is derived the resolution. Several techniques
to address these issues are presented in this section.
Interpolation
Let Nmax be the total number of elements in the chain. The inter-
polation process is the procedure by which a code c is converted
from its natural interval (]0, N ], with N < Nmax) to an output in-
terval (]0, 2b]). Linear interpolation as the simplest approximation
is defined:
c′ =
⌈
c · 2b
N
⌉
Linear interpolation can be conveniently implemented through
mapping. The map information stored in a RAM block can be gen-
erated on-the-fly whenever the range changes. A single RAM look-
up can output the interpolation result. As shown in figure 3.17,
some codes may never appear in the output of the mapping if 2b >
N and two or more input codes can be mapped to the same output
code if 2b < N .
The real bin width of the fine elements can be estimated through
a statistical code density test [97]. The interpolation process can be
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0 N
0 2b
Figure 3.17: With linear interpolation, output codes are skipped so that
the N input codes are mapped into the ]0, 2b] range.
improved with this knowledge. If the output code space is chosen
such that 2b > N , then there exists a source bin (a large bin) that
is mapped to several destination bins. A pseudorandom distribu-
tion of original bin values to the corresponding output bins can be
performed. For example, in figure 3.18, given the statistical code
density test result, we can build an intermediate representation of
the binning interval. This interval is the real-value time interval of
one clock cycle where each bin has its size set according the den-
sity test. The interval is quantized into 2b slots. A given bin will
then map to the corresponding slots to the extent of the bin cov-
erage. For example the last bin in figure 3.18 will map to output
codes 2b − 1 and 2b − 2 with likelihood of 40 % each and to 2b − 3
with likelihood of 20 %. This non-deterministic mapping can be
implemented on FPGA with a pseudorandom number generator or
as a post-processing step. We call this method pseudorandom bin
dithering in the remainder of this chapter.
Automatic Range Adjustment (ARA)
Let N(x) be the number of propagated bits in the fine delay line
latched at cycle x. Measurement N(x) is valid if N(x) > 0 and
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Figure 3.18: Pseudorandom bin dithering based on statistical code den-
sity test results. The statistical code density test is used to infer the real bin
width of the fine chain bins. Each bin is first mapped to the real-value time
interval spanning one clock cycle. Then, for each output code a probabil-
ity density function is computed. In the example, the fine chain bin N −3
was found empty after the code density test, hence not output code space
is allocated.
N(x− 1) = 0. Measurement N(x+ 1) is a range measurement if
N(x) is valid and N(x + 1) 6= Nmax. The average resolution of
the fine delay line r or 1 LSB is defined by
r =
T
N(x+ 1)−N(x)
where T is the clock period. In the example of table 3.1, x+ 1 is a
range measurement and therefore r = T/10.
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coarse fine line N(x)
x− 1 11111111111111111111 0
x 11111111111111000000 6
x+ 1 11110000000000000000 16
|---------|
Table 3.1: Automatic Range Adjustment Example: measurement at cycle
x is valid. measurement at cycle x + 1 is a range measurement. The
resolution r = T/10
This method has the advantage of enabling to adjust the range
on-the-fly while measurements are performed. A running mean of
the range value can be kept and the interpolation process can be
adapted consequently. However, this method can only adapt to rel-
atively slow changing variations in PVT (in the order of several
hundred clock cycles) and requires that some of the measurements
yield a range measurement. This last requirement might never hap-
pen, therefore a simple range calibration scheduling can be put in
place in order to gather these periodically.
Downsampling
The inter-slice routing delays are expected to be relatively large
compared to those inside a slice. Better uniformity can be obtained
by implementing only 1 tap per slice at the cost of reduced resolu-
tion. While we decided to use the maximum resolution the fine line
can offer by implementing 4 taps per slice (see Fig. 3.14), some re-
sults of the downsampling technique are presented in section 3.3.3.
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3.3.3 Results
Test Setup
A Xilinx ML505 board was used to perform our experiments. The
on-board Virtex-5 device is fabricated in 1 V, 65 nm triple-oxide
process. High frequency SMA connectors were employed to feed
the hit signal to the FPGA clock inputs. A custom USB interface
board is used to transfer measurements to a computer. All refer-
ence measurements, such as input clock jitter, cable time delay, and
time distribution of the random input signal, were performed on a
LeCroy WaveMaster 8600A digitizing oscilloscope.
The clock (stop signal) of our design is generated on board by a
low jitter frequency synthesizer. The differential output of the syn-
thesizer after on-board buffering and an FPGA pass-through con-
nection shows a measured jitter of less than 12 ps at 300 MHz. The
coarse counter is free running at this frequency and shows an in-
tegral linearity error below 0.03 coarse LSBs. Our focus for the
remainder of this section will be on the fine interpolation technique.
Three types of measurement were performed: linearity charac-
terization, ARA validation, and precision evaluation.
The linearity of the TDC can be characterized in several ways.
A precise variable delay generator such as a tapped mechanical rail
can be used to cover all of the fine TDC measurement range and
derive the linearity. This yields stair shaped graphs such as those
found in [74, 79, 98–101]. Another commonly used method is the
statistical code density test [74]. The idea is to generate a large
numberN of pulses randomly distributed in time, and to collect the
result of the TDC interpolation into a histogram. In the ideal case
the histogram has C code bins containing n = N/C counts each.
In reality there is a differential non-linearity DNLc and for each
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code c ∈ [1, C], nc 6= N/C, nc representing the depth of bin c.
DNLc =
nc
n
− 1.
The cumulative sum of DNLc yields the integral non-linearity INLc
INLc =
c∑
i=1
DNLi.
INL and DNL values refer to the 1-bin unit hence are expressed in
LSB units. Note also that, in practice, a random pulse generator
is not required as a non-stabilized oscillator suffice as long as the
output is not correlated with the TDC’s main clock.
The automatic range adjustment values are gathered whenever
available. All the values are collected into a histogram, and we
derive the mean bin width of the fine codes.
To measure the standard uncertainty or random error, we inject
a delayed version of a clock synchronous signal into the fine de-
lay line. Several fixed length cables are used to generate delays.
Several hundred thousand measurements are taken and the worst
standard deviation of the resulting codes is reported.
The pseudorandom bin dithering technique described in sec-
tion 3.3.2 has also been evaluated. While its implementation in
FPGA is conceivable, we post-processed gathered traces to produce
the DNL and INL graphs shown.
Temperature measurements were performed to validate ARA
and to evaluate the variability in temperature. The temperature was
set from 30 ◦C to 80 ◦C in a kiln. The measurement were taken
after a stabilization period of up to 15 minutes. Both ARA and INL
variations are reported.
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Measurements
The statistical code density tests were performed with a photo-
detector exposed to ambient light. The sensor based on a single
photon avalanche diode (SPAD) [5] displays a uniform distribution
of pulses separated by at least 30 nanoseconds. Note that the same
test can also be performed with an oscillator non-correlated with
the system clock. In fact, the phase variations, between the oscilla-
tor signal and the system clock, due to non-tuned frequencies and
PVT noise can ensure uniform coverage of the time interval. Such
oscillator could also be implemented directly in FPGA, allowing in
situ calibration. Figure 3.19 shows the INL and DNL of the fine
line. The obtained DNL varies between −1 and +3.55 LSB. The
INL lies in [−3,+2.58] LSB range.
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Figure 3.19: Performance of the fine measurement. Differential and In-
tegral Nonlinearity.
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The large variations of DNL in figure 3.19 around bin 76 are due
to the clock skew between slices. The clock signal travels from the
differential input clock pads to a global clock buffer (BUFG) and
is then distributed through regional buffers to each slice. The delay
from the BUFG to some slice is reported in table 3.2. Note that the
difference between slice X28Y39 and X28Y40 is 57 ps (=3.3 LSB).
Slice Delay Fine position
X28Y21 1.614ns 3
X28Y22 1.612ns 7
X28Y23 1.609ns 11
. . .
X28Y37 1.613ns 67
X28Y38 1.615ns 71
X28Y39 1.617ns 75
X28Y40 1.560ns 79
X28Y41 1.558ns 83
X28Y42 1.556ns 87
X28Y43 1.553ns 91
X28Y44 1.549ns 95
X28Y45 1.544ns 99
Table 3.2: Clock distribution delays for fine TDC line.
The results of our statistical code density tests show that inside
each slice there is a disparity between the four latches (fig. 3.14).
Besides the fact that the distribution across the four latches is not
uniform, the second latch in every slice never becomes the most
significant propagation bit. This systematic error can be explained
by the combination of two factors. First, the propagation delay in-
side the CARRY4 structure is not uniform. The simulation results
shown in table 3.3 display a delay for bin 2 that is substantially
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smaller. Second, the clock skew between the latches is similar to
the inter-slice clock skew problem of the previous paragraph. These
phenomena contribute to the creation of bubbles.
Point Delay [ps] Diff [ps]
CIN 0 0
FF0 D 33 33
FF1 D 47 14
FF2 D 81 34
FF3 D 104 23
Table 3.3: Carry4 structure delay from CIN to FF (from simulation).
Several placements of the delay chain were tested and this non-
linearity was found in all the designs. With further inspection we
noticed that the anomaly arises when the chain crosses the middle
of the device from slice X*Y39 to slice X*Y40. Since our design
needs at least 50 slices (200+ bins) to cover a clock period, this
non-linearity cannot be mitigated with chain placement. The clock
skew variability underlying this problem was described in detail
in [102]. To be able to remove the problem without changing de-
vice, we propose two solutions. The first solution is to compensate
the clock skew by generating delayed versions of the clock for each
problematic region. This can be done either with DCM or IODE-
LAY elements. Note however that DCMs inject significant jitter
(see section 3.3.4). The second solution is thus recommended to
shorten the fine line and place it in such a way to avoid the particu-
larly bad spots. To reduce the delay line, either the clock frequency
needs to be increased or the line must be split in two; it thus oper-
ates on both clock edges. This has to be done in order to always
have a complete clock cycle covered.
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Downsampling by 4 (1 bin per slice) leads to improved INL as
shown in figure 3.20. Here the INL’s range is [−0.49,+1.18] LSB.
The drawback of this approach is the loss of resolution. In this
context, for about the same resolution as [78], the INL of our sys-
tem [−0.49,+1.18] LSB is narrower than in [78] [−2.003,+1.855]
LSB. While the clock skew problem was also reported in that work,
note that the device used (Virtex II) is fabricated in a 130 nm, 1.5 V
CMOS process.
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Figure 3.20: DNL and INL of the fine delay line after downsampling by
4 (1 tap per slice).
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The collected values for the automatic range adjustment are
shown in figure 3.21. The histogram of the values taken at 30 ◦C,
yields to the conclusion that, on average, 207 elements are used to
cover a clock cycle of 3.3 ns. The bin width is therefore, on aver-
age, 16.1 picoseconds. The standard deviation of the histogram is
of about 2 bins.
200 205 210 215 220
0
1
2
·104
Range Value
C
ou
nt
s
Figure 3.21: Histogram of the automatic range adjustment method.
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The standard uncertainty was measured with fixed length ca-
bles. As expected the uncertainty or precision of the measure-
ment degrades as more elements of the delay chain are used. The
main cause being the accumulation of jitter while the signal passes
through the buffers of the chain. The worst-case standard deviation
is reported in table 3.4. For the example given in figure 3.22, its
value is 20.46 ps.
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Figure 3.22: Time delay measurement, std dev: 20.46 ps, binning after
downsampling by 2
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The pseudorandom bin dithering technique described in sec-
tion 3.3.2 was performed as follows. First, a reference code den-
sity test trace is taken and the bin width and mapping probabilities
are computed. Then, a different trace is played back through the
mapping. Finally the DNL and INL were computed. The resulting
DNL and INL are shown in figure 3.23. The results shown were
produced off-line in a post-processing step and the INL range is
[−0.27,+0.66] LSB.
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Figure 3.23: Results of dithering. First a sample code density test is
taken as reference. Then, subsequent time measurements are converted to
output codes with the fixed pseudorandom mapping.
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While it may not increase precision or accuracy by itself, this
technique has the advantage of mapping the resulting codes to a
known range. The conversion from code to real time value is there-
fore facilitated. Note also that, due to the inherent construction of
the algorithm, the INL and DNL presented can only be achieved on
average. Note that when this requirement is not necessary, a linear
mapping is sufficient.
The degradation of INL for a temperature variation from 30 ◦C
to 80 ◦C is shown in figure 3.24. The TDC was calibrated at 30 ◦C
and the INL was computed for the traces taken at different temper-
atures.
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Figure 3.24: INL degradation in temperature. The TDC is calibrated at
30 ◦C and the INL is computed at 30 ◦C, 50 ◦C, 70 ◦C, and 80 ◦C.
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The recorded variation on the ARA values is shown in fig-
ure 3.25. As expected the range of used elements in the fine delay
line is reduced as temperature increases. The INL after correction
was recomputed and is shown in figure 3.26. Note also that the
resolution is impacted by the variation.
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Figure 3.25: Left: ARA value variation in temperature. As expected the
range of used elements in the fine delay line is reduced as temperature
increases. Right: ARA values translated in time domain. The mean of the
ARA values always represent the fine range of measurement i.e. the clock
period of 3333 ps in our design.
Process, Voltage, and Temperature variability has a major im-
pact on TDC design, especially in FPGAs where less design flexi-
bility is available. Process variations come in two varieties: intra-
die and die-to-die. Both are due to stochastic fabrication differences
in doping levels and geometry. However, given a routed design, its
characteristics are fixed and a simple calibration can compensate
process variations. Voltage variations will affect the TDC and the
fine delay line by slowing or accelerating propagation. The varia-
tion can be sudden and of varying amplitude. Therefore it is very
hard, if not impossible, to compensate it by means of calibration.
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Figure 3.26: INL in temperature corrected with the ARA method.
Good decoupling practices should suffice to effectively reduce volt-
age variations, however care must be taken that the internal digital
logic does not produce local IR drops which cannot be easily con-
trolled. Finally temperature variations have similar repercussions,
however, their rate of change in the order of several seconds, is
rather slow. For this reason, a calibration as presented in this work
(ARA) or other periodic calibration schemes can be effective. Note
the ARA is an online mechanism that takes advantage of measure-
ments that lie in the beginning part of the line and hence get to
propagate for a full clock period in the delay line. For the same
reason, ARA might not be completely accurate as the results show.
In fact, the number of elements returned is measured with a ma-
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jority of but not all the elements of chain that are used in a normal
propagation. Probably, this is the reason behind the discrepancy be-
tween 50 ◦C and 70 ◦C ARA values, while the INL at 70 ◦C shows
the worst non-linearity.
The Turbo mode architecture leads to results that are similar to
the normal mode. The mismatch between the propagation of zeros
and ones is of 2 − 3 bins. We were not able to see metastability
errors in the codes. However, in our experiments, increasing the
main clock frequency with this architecture leads to metastability.
Table 3.4 summarizes the characteristics of this work.
Min Typ Max Unit
Clock frequency 300 MHz
Standard uncertainty 9.8 24.2 ps
Resolution 16.9 ps
DNL −1 3.55 LSB
INL −2.99 2.58 LSB
Pseudo-random bin dithering
DNL −0.13 0.1 LSB
INL −0.27 0.66 LSB
Normal Mode
Measurement Range (MR) 50 ns
Dead Time (DT) 3.33 50 ns
Readout speed 20 MSample/s
Turbo Mode
Measurement Range (MR) 53.33 ns
Dead Time (DT) 0.5 3.33 ns
Readout speed 300 MSample/s
Table 3.4: Performance summary
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3.3.4 Discussion
In principle, FPGAs are not designed to implement TDCs but they
are particularly well suited to combinatorial and sequential logic.
For this reason, the timing margins for the FPGA components are
not specifically optimized for uniformity or reduced jitter. While
we already discussed timing non-uniformities due to clock skew
and routing delays, we describe our approach to jitter reduction.
Jitter in our design has a direct impact on the uncertainty of the
measurement and comes from two distinct sources. First, while
propagating through the delay line, our signal accumulates jitter. In
fact, every time it passes through a gate or buffer the timing un-
certainty of the transition is affected. The only way to limit this
effect is to reduce the number of elements in the delay line. How-
ever, as already noted, this implies increasing the clock frequency
in order for the period to be covered by the delay line. The second
source of jitter is related to the clock and its distribution. The ref-
erence clock is generated on board by an 30 ppm crystal oscillator
fed into a frequency synthesizer (ICS843001-21) that drive a dif-
ferential clock buffer (ICS8543) before entering the FPGA through
a differential clock input pair. The measured the jitter of the clock
period is 11.02 ps. Improved clock jitter timings can be achieved
with a custom board design with carefully chosen components [82].
Virtex-5 Digital Clock Managers (DCMs) provide convenient clock
facilities of clock multiplication/division and phase shifting. How-
ever we refrain from using DCMs because of the potential jitter
introduced. For these components, the clock out jitter estimated by
Xilinx Architecture Wizard (arwz) is of about 100 ps.
Dummy cells at the beginning of the line are also used in this
work, albeit not explicitly presented. The load asymmetry of the
first elements cause non-linearities that should be avoided. This is
a well known procedure in traditional ASIC TDC design.
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The designer of a TDC should take particular care to metasta-
bility issues. The signal to be measured will eventually produce a
transition that violates setup or hold conditions in the system. The
use of synchronizers generally mitigates the effects of metastabi-
lity. In our design, note that flip-flops that become metastable are
limited to those that latch the delay line. In fact the hit signal in fig-
ure 3.15 only drives the first filtering flip-flop which in turn drives
the delay line. The detection of an event is done in the encoder by
comparing two successive states of the latched delay line. In this
manner, we prevent metastability to propagate into the system.
Architectural changes could provide enhancements in two di-
rections: linearity and resolution. The pseudorandom bin dither-
ing technique presented in this thesis addresses the linearity issue
and we showed that an INL range below 1 LSB can be achieved.
The technique however is suited only for measurements of a repet-
itive events. If single-shot measurement is required the nonlinear-
ity should be controlled. Downsampling as presented in this work
comes at the expense of resolution. The INL could be improved
by reducing the delay line length as described in section 3.3.4. The
expected INL (fig. 3.27) was derived from our current system by
using only 64 elements. Reducing the line length requires either to
increase the clock frequency or to duplicate the line and work on
the both clock edges.
In order to improve resolution one needs to take advantage of
the ”smaller” bins. The approach taken in [79] is to generate extra
transitions with an FIR or IIR filter in order to catch at least one
transition in a smaller bin. Another way would be to use several
delay lines and control the arrival of delay of the hit signal in each
line. As devices with newer technology (Virtex-6: 40 nm, Virtex-
7: 22 nm) become widely available, we expect the scaling will be
favorable to resolution.
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Figure 3.27: Expected DNL and INL (simulated) of 64 bins delay chain.
Note that the large nonlinearity at bin 75 would be avoided in this shorter
delay line.
3.3.5 130 nm FPGA TDC implementation
The main differences between the 65 nm Virtex 5 and 130 nm Vir-
tex II implementations are summed up in table 3.5. Besides the
obvious technology change, the 130 nm implementation uses 1 tap
per slice compared to 4 taps per slice in the 65 nm TDC. The reso-
lution change is mainly due to this implementation detail. The non-
linearty of the Virtex II implementation is reported in figure 3.28.
Note that the large DNL variations are also present.
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Virtex II Virtex V Unit
Technology 130 65 nm
Resolution 57.6 17 ps
Taps/Slice 1 4
Clock Freq. 200 300 MHz
DNL Range [−0.8,+0.5] [−1,+3.55] LSB
INL Range [−0.45,+1.47] [−2.99,+2.58] LSB
Table 3.5: Comparison of Virtex II and Virtex V implementations.
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Figure 3.28: DNL and INL of the TDC architecture implemented in a
Virtex II device.
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3.4 Conclusions
A method for inter-/intra-chip optical communication was presented
in this chapter. The proposed modulation, Pulse Position Modu-
lation, was selected with the SPAD dead time and noise, in mind.
Theoretical limits on the achievable bandwidth were derived in sec-
tion 3.2. A detailed implementation of time-to-digital converters in
FPGA was presented as a possible building block of the demodula-
tion part. As demand for short range high bandwidth communica-
tion grows, we believe that highly integrated optical solutions will
be pursued in the future as the research progresses in this field [2,3].
66
4 SINGLE-PHOTON PROCESSING ANDREADOUT
PHOTON detection alone is meaningless if not combined withproper ways to transfer and process the flux of impulsesgenerated. The context of processing is that of defining
what information the photons are carrying. There are three pro-
cessing techniques that we will discuss in the following sections:
time-uncorrelated, time-correlated, and spatio-temporal correlated
processes. The main aspects will be described along with some
known applications.
Readout refers to all the methods of organizing and transporting
either the photon induced pulses or the information derived thereof.
Processing techniques and readout methods are not independent. In
fact, given a processing technique, a selection of readout methods
will be more appropriate than another. However, for the sake of
clarity, we will first present both techniques separately and then
illustrate their interactions with a few cases studies in section 4.3.
Most of the examples in this chapter are related to imaging.
However the processing and readout techniques presented are not
limited to this application. As a matter of fact, the single-photon
communication paradigm introduced in chapter 3 can be seen as a
time-correlated technique.
4.1 Processing Techniques
4.1.1 Time-Uncorrelated Techniques
Counting photons is the first and simplest example of a time-un-
correlated technique also called Time-Uncorrelated Photon Count-
ing (TUPC). In this case, photon triggered pulses are used to incre-
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ment a digital counter. Decrementing counters is also possible, in
some cases, when photon count differences are needed. This accu-
mulation can be compared to the traditional charge-coupled devices
(CCD) or CMOS image sensors. The intensity of the optical signal
can be retrieved after a period of time – the equivalent of the ex-
posure in photography – with extremely high dynamic range (DR).
In fact the DR is only limited by the counter width, readout, speed,
and dead time. For example, the design in [103] uses a 1 bit counter
in each pixel and reaches a dynamic range of 90 dB when operated
at high speed.
Time-gated acquisition is a photon counting technique which
uses N counters enabled during orthogonal time-windows of width
∆t as shown in figure 4.1. The range N∆t is usually chosen to
match the repetition rate of the illumination system. The value of
the counters after sufficient photon accumulation approaches the
optical waveform desired.
Single-Photon Synchronous Detection (SPSD) is a time-gated
technique, however, in this case, the system requires that the illu-
mination have a well known temporal shape (a sine curve, for ex-
ample). By using a time-gated technique, the mean intensity, mean
amplitude, and phase shift can be derived. A system implementing
SPSD will be described in more detail in section 4.3.2.
4.1.2 Time-Correlated Techniques
Time-correlated techniques make use of a time reference, either op-
tical or electrical to which a measurement of time is referred. The
time reference is usually a pulsed laser used to illuminate a sam-
ple. We present here two time-correlated techniques, TCSPC and
time-of-flight.
TCSPC is a technique that allows the retrieval of an optical
waveform by “accumulation” of the time-of-arrival (TOA) of pho-
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Figure 4.1: Time-gated and Time-correlated single-photon counting prin-
ciple of operation. The optical waveform emission has to be triggered
many times in order to have a meaningful statistic. This is usually done
with a short pulsed laser diode (a few picoseconds or less) at repetitions
rates between 1 MHz and 100 MHz. For time-gated N counters each cov-
ering a ∆t window are incremented when a pulse lies in the correspond-
ing window. The value of all the counters next to each other represents the
waveform. For Time-Correlated Single-Photon Counting (TCSPC), ∆t is
the resolution of a TDC that measure the time of arrival of the pulses gen-
erated by a pixel. The histogram of all TOA values represents the desired
waveform.
tons [104, 105]. It assumes that the desired waveform can be ac-
quired several times. A repetitive reference stimulus such as a short
pulsed laser beam (a few picoseconds or less) is usually employed
to trigger the waveform to be analyzed at repetitions rates between
1 MHz and 100 MHz. The time of arrival of photons with respect
to the reference is used to build an histogram. This histogram rep-
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resents the statistics of the photon arrival or in other words a scaled
image of the variation in time of the intensity of the optical wave-
form. The principle of operation of TCSPC is shown in figure 4.1.
The Time-of-Flight (TOF) technique, like TCSPC, measures
the time-of-arrival of a photon with respect to a fixed reference.
The measurement, however, is meant to precisely retrieve the dis-
tance of an object or scene. The pulsed illumination required can
be a laser and the system measures the time-of-flight of photons
that are reflected back from the object. A complete description of a
system designed for TOF 3D imaging is presented in the case study
section 4.3.1.
4.1.3 Spatio-Temporal Correlated Techniques
In spatio-temporal correlated techniques the signals s1(t), s2(t),
. . . , sN (t) over a measurement period Tmeas are recorded from N
sensors. Let Ii(t) be the number of photons recorded in signal si(t)
in a window of time∆t centered around time t. The auto correlation
g
(1)
ii is defined by
g
(1)
ii (τ) =
〈Ii(t)Ii(t+ τ)〉
〈Ii(t)〉2 ,
where 〈.〉 is the average over Tmeas. The nth-order spatio-temporal
cross-correlation function g(n)ij is
g
(n)
ij (τ) =
〈Ii(t)Ij(t+ τ)n−1〉
〈Ii(t)〉〈Ij(t)n−1〉 ,
Depending on the application, the value of g(n)ij yields some spe-
cific information on the system. In Fluorescence Correlation Spec-
troscopy (FCS) [106], the auto-correlation (g(1)ii ) yields information
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on molecular concentration, motion, state, etc. Higher-order tech-
niques have also been used like in [107] but using a single mea-
surement signal. The second order spatio-temporal correlation g(2)ij
might be used to confirm the presence of true Bose-Einstein macro-
scopic coherence (BEC) of cavity exciton polaritons [108, 109]. In
this case, the signals from two or more SPAD pairs are analyzed.
4.2 Readout Strategies
Dense arrays of SPADs with pitch as low as a few tens of microm-
eters have been fabricated. Thanks to the large amplification gain
in Geiger mode, the in-pixel circuitry can be minimal compared
to the large area-consuming trans-impedance amplifiers necessary
with other sensors. Photon detection probabilities as high as 40 %
allow practical applications of TUPC, TCSPC, and spatio-temporal
correlated techniques.
Besides the evident photography and video recording applica-
tions, SPAD based imagers open the way to applications where
large processing power is highly integrated with the detection pro-
cess. The integration of TDCs (also see section 3.3) is a good ex-
ample of integrated processing used in TCSPC applications such as
3D ranging cameras and Fluorescence Lifetime Imaging (FLIM).
Readout becomes particularly important when large and dense
arrays of single-photon sensors are built. While the size is pur-
sued to achieve high resolutions, density is required for fill fac-
tor efficiency. The fill factor is the ratio between total active area
and total sensor area. For example, guard ring structures, quench-
ing, recharging, and buffering circuitry are in-pixel components that
contribute to fill factor losses. Note also that large active area pix-
els are not necessarily preferred. In fact, large area pixels generally
exhibit larger jitter and noise figures in CMOS.
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The readout strategy also impacts the acquisition time and there-
fore the frame rate. For a given application, it is generally required
that N measurements or photon arrivals per pixels are collected.
The acquisition time τacq and illumination are set such that this
condition is met. If the readout strategy imposes that only a part
of the array is active at a time, the acquisition time will increase.
Readout time and acquisition time are usually interleaved or paral-
lelized when possible in order to maximize throughput.
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Figure 4.2: Imager chip illustration, the sensor array at the center can
contain local processing elements. The pad ring provides the interface to
the outside for chip readout.
We distinguish the readout process between two parts: from the
pixels to the boundary of the array (array readout) and from the
array’s boundary to outside of the chip (chip readout). The main
difference between the two is that in the first case the area used
by the readout circuitry impacts the fill factor while this is not the
case in the second. Figure 4.2 illustrates the typical layout of sensor
chip, array readout, processing, and chip readout.
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4.2.1 Array Readout
The two extreme readout schemes are the fully parallel strategy and
the fully sequential strategy. In the former, every pixel has a dedi-
cated routing resource to the edge of the array hence frame acqui-
sition time and readout is minimized at the cost of a large routing
area scaling approximatively with O(N0.5) where N is the number
of pixels. In the latter, the information from only a single pixel at a
time can be read. For example the random access readout scheme
allows selection and readout of a single pixel addressed by its co-
ordinates. This rather flexible scheme uses silicon area sparingly at
the cost of large readout time due to sequential access. This strat-
egy yields the slowest frame rate and doesn’t take advantage of any
parallelism or resource sharing. In fact, by introducing parallelism
and resource sharing, several strategies can be devised to bridge
between these two extremes.
VOP
OUT
ADDR
01 0
BIA
S
01 1 11 0 11 1
D Q 2ADDRBUS
Figure 4.3: The event-driven readout in-pixel circuitry requires 1 +
log2(K) transistors, where K is the number of shared pixels. The tris-
tate buffers that drive the externally pulled-up address bus are generally
able to only pull the lines low (only 1 transistor required). [110]
In the event-driven scheme introduced by Niclass et al. in [7,
110, 111], K pixels share a common readout line and a digital ad-
dress bus as shown in figure 4.3. The event-driven readout in-pixel
circuitry requires 1 + log2(K) transistors, where K is the number
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of shared pixels. In order to minimize the number of transistors,
open-drain signaling is used and the address bus and readout line
are pulled-up with a resistor at the periphery of the array or exter-
nally. This scheme assumes that photon detection and pixel noise
are low in order to reduce the probability of collisions on the read-
out bus. In fact, a collision on the address bus may lead to latching
wrong values when the setup or hold time of the flipflops on the
address bus are violated. Let ∆T = tsetup + thold be the sum of the
setup and hold times of theses flipflops. Given the light intensity
Φs and the photon detection probability ppd, the probability of a
collision in the window ∆T can be computed as
P (Collision) = 1−  K−1pdp ,
where pdp = e−Φs∆Tppd , as defined in chapter 3, equation 3.11.
P (Collision) is plotted in figure 4.4 as a function of K. The value
∆T = 100 ps is a typical setup and hold time window of a flipflop
for a 0.35 µm CMOS process.
This calculation assumes uniform and uncorrelated light over
the K shared pixels, which might not always be the case. As a first
approximation, background noise and SPAD DCR can be consid-
ered to artificially increase the light intensity Φs.
While the collision probability is kept to a minimum by control-
ling the light intensity, collisions could be detected with the addition
of some logic and routing. For example, pixel addresses could be
coded on more bits and chosen such that a collision would lead to
an invalid address. For example, 6 pixel addresses could be coded
on 4 bits with the following alphabet: {1100, 0110, 0011, 1010,
0101, 1001}. This technique resolves up to two colliding photon
detections. The number of additional bits in the alphabet is related
to the maximum number of colliding photon detections one wants
to resolve. Another way of detecting collisions would be to have a
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Figure 4.4: Collision probability as a function of the number of shared
pixels. ∆T = 100 ps, ppd = 25%.
1-bit latch in the pixel that is set when the SPAD triggers, and build
a shift register out of all shared pixel in order to check that only
1 pixel fired. This technique allows to detect and discard any num-
ber of collisions but it requires more time to read out the complete
shift register image.
The main advantages of the event-driven technique are that the
acquisition time per pixel can be minimized, readout occurs op-
portunistically, the number of line required for readout grows with
O(log2(N)), and a single measurement device such as a TDC can
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also be used for all the shared pixels∗. Note that in this last case,
the dead time of the TDC limits the measurement rate (some photon
generated pulses are lost).
The average pulse rateΩ is a measure of how many information
carrying pulses are generated on average per unit of time. In the
case of K ideal SPADs,
Ωideal = K · Φs.
For the event-driven readout, collisions limit the pulse rate pro-
portionally to the collision probability derived earlier.
Ωed = K · Φs · P (No Collisions)
= K · Φs · e−(K−1)Φs∆Tppd .
The dead time τdt of the SPAD also impacts the pulse rate. The
average number of pulses produced in a windows of time τdt is 1−
P (No pulses generated) hence the average pulse rate of K SPADs:
Ωdt =
K(1− e−Φsτdtppd)
τdt
.
When a TDC is shared amongst K pixels, the TDC dead time
τtdc is a limiting factor for the average measurement rate Ωtdc. As-
suming that no pulses are lost due to collisions such as those in
the event-driven readout and that the SPAD dead time is ideal, the
average measurement rate Ωtdc is
Ωtdc =
1− e−KΦsτtdcppd
τtdc
.
In figure 4.5, the average pulse rate was normalized to the num-
ber of shared pixels K. The first limiting factor is the TDC dead
∗A shared TDC also provides uniformity in measurements across the pixels.
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time and is reached around 1× 106 photons/s in this example. At
higher illumination, the event-driven collision rate is bringing down
the pulse rate. The SPAD dead time becomes a limiting factor when
no event-driven readout is employed or when the TDC dead time is
lower than the SPAD’s dead time. Note that for clarity in the figure
the normalized Ωtdc is shown only for K = 2.
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Figure 4.5: Normalized pulse rates Ωideal, Ωdt, Ωtdc, Ωed as function of
the illumination Φs. Note that Ωtdc is only shown for K = 2. The equiv-
alent optical power axis was calculated for a wavelength of 650 nm. Pa-
rameters: ∆T = 100 ps, ppd = 100%, τdt = 40ns, τtdc = 100 ns.
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In the row-based rolling shutter readout technique, a single line
of pixels is read out at a time. After a defined period of time τl, the
successive line is selected. Pixels of the same line share the same
activation signal that controls a transmission gate that drives a col-
umn shared readout line. If an acquisition time τacq is required per
pixel, τacq/τl cycles will be required for a complete frame. Between
row readouts the pixels can continue accumulating counts if a local
counter is present on-pixel [103]. Column based rolling shutter is,
of course, also possible.
The region-of-interest (ROI) readout is a particular case of read-
out that can be applied to any of the schemes above. In order to in-
crease the frame rate, a subset of lines and columns can be selected
thus reducing the amount of data to be transferred. For example,
this technique is implemented in the design presented in [112].
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Figure 4.6: Tradeoff between time of acquisition and readout of a com-
plete frame (or ROI) and the area of the readout logic. Starting from
a completely parallel design, note the effects of event-driven (ED) and
rolling shutter (RS) techniques.
When we look at the tradeoffs between acquisition and read-
out time of a complete frame and the area required for the readout
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logic, picture 4.6 gives an overview of the advantages of each strat-
egy presented. Area savings in the array can potentially be obtained
with the event-driven scheme. However one the major benefits of
this readout strategy is that it allows sharing of resources such as
TDCs in TCSPC applications. The same is applicable to the rolling
shutter strategy. Note that in ROI readout, the time is reduced be-
cause of fewer pixels are read out.
4.2.2 Chip Readout
The size of the periphery of the array is generally only constrained
by area and power budgets. Processing of the sensor signals may be
performed in this area with TDCs, memories, or even processors.
Configuration logic, biasing circuitry, clocking, and chip readout
circuitry are generally also present in this region.
Access to the outside of the chip is done through the pads which
are usually wirebonded as flip-chip bonding is not practical for such
sensor chips. Whether the design is pad limited or core limited, the
chip readout may be composed of multiplexing, buffering, com-
pressor, and serializer logic elements. For most prototypes, the pro-
cessing is moved outside the chip to a FPGA where large memories
and many logic elements are available conveniently and at low cost.
4.3 Case studies
The two following case studies (and their respective ICs) illustrate
how processing techniques and readout strategies can be combined.
The readout systems of both chips were implemented by us in the
framework of a collaborative project that yielded the ICs. Both ex-
amples are implementations of 3D ranging cameras. A 3D ranging
camera is a device that measures the distance from the sensor’s pix-
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els to a specified object or scene. Applications of 3D ranging cam-
eras include human-computer interfaces, robotics, biometrics, and
automotive to name a few. According to the classification in [111],
solid-state 3D image sensors used in TOF cameras can be catego-
rized by the optical modulation used to illuminate a scene: pulsed
modulation and continuous modulated wave. Pulsed modulation
is shown in the first case study, while continuous modulated wave
illumination is shown in the second.
4.3.1 Case study 1: LASP 3D camera
The basic principle of pulsed optical modulation is to measure the
time-of-flight of photons generated from a light source and that are
reflected by the scene back to the sensor.
TOF
measurement
depth map
start
stop d=c•t/2
laser
sensor
Figure 4.7: Principle of operation of a pulsed modulation 3D camera. The
laser emits short pulses of light which are reflected back to the sensor. The
time between the laser trigger pulse and the photon detection at each pixel
of the imager is used to resolve the distance.
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Figure 4.7 pictures the setup of a pulsed modulation TOF cam-
era. The laser in this example is pulsed at a fixed frequency while
the imager senses the arrival of the photons reflected from the scene.
For each pixel of the sensor, a measurement ttof of the time between
the laser pulse and the peak of the photons arrival at the sensor is
taken. The distance d for each pixel is then calculated by
d =
c · ttof
2
where c is the speed of light. Several measurements are gathered
in histograms or averaged to refine the confidence interval before a
frame is transferred for display or further processing on a commod-
ity computer or on an embedded display.
Prototypes of pulsed modulation ranging cameras have been
demonstrated [111, 113–115]. Accuracy of the measurements in
the order of 1 mm to 2 mm is achieved by averaging 104 samples
in [114]. A large array of 128×128 pixels with 25 µm pitch and
32 integrated TDCs was built for this purpose [115]. While the pre-
cision is of 9 mm and accuracy 5.2 mm mainly due to the internal
TDC non-linearity, the great advantage of this imager is it’s very
short acquisition time: 50 ms per frame.
The architecture of the 128×128 array of SPADs with integra-
ted TDCs reported in [115] is presented here. The scope of this case
study is to discuss the readout architectural decisions made in this
design by us. The original goals were to provide a relatively com-
pact imaging platform for time-correlated and time-uncorrelated
photons counting measurements with timing precision in excess of
100 ps and frame rates as high as 1 kHz.
Ideally time measurement would be done in parallel for every
pixel. This would imply that the TDCs would occupy a very large
area and the benefits of parallelism would be tainted by a possible
non-uniformity in measurement. The choice was made to limit the
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number of TDCs at the expense of a limited array readout speed.
This limitation impacts the readout in two ways. First, event-driven
readout as presented in [7, 110, 111] is used. The number of tran-
sistors per pixel to implement this technique is d3+ log2Ne where
N is the number of shared pixel. These transistors are added to
the 7 transistors required for the active quenching, active recharge,
and buffering. Also the more pixels shared, the more addressing
lines are required which require space in the floorplan. In the end,
N = 4 pixels across a single row were chosen. Second, a rolling-
shutter row selection was implemented to organize the array read-
out. Note that, due to the dynamical nature of SPADs and of the
rangefinding process, only the currently selected pixels could be
active. The same is not true in designs where the counting of pho-
tons is performed in each pixel independently and can be held in a
local counter or memory as in [103]. It is important to understand
that these choices were done iteratively taking area (hence cost),
and performance in account. The choice of limiting the number of
TDCs directly impacts the rate at which each pixel light sensing
activity is used.
Limiting the number of TDCs also reduces the required readout
bandwidth. As a rough calculation, the bandwidth required if there
were 128 × 128 TDCs with 10 bits resolution at 20 MSamples/s
would be of 3276.8 Gbps. The first approach taken to reduce this
figure was to compress and/or build histograms on chip. The mem-
ory requirements for histogram building were considered. When
accounting 1 kB of memory per pixel, the required area for 128 kB
dual ported memories on the targeted 4 metal layers 0.35 µm high-
voltage CMOS technology was approximately 60 mm2. This num-
ber compared to 10 mm2 of the pixel array pushed for a more com-
pact solution where efficient use of the silicon would be pursued.
Therefore, solutions to put the histogram generation outside of the
chip required addressing the readout bandwidth problem.
82
Case studies
The readout of 32 TDCs requires a bandwidth of 7.68 Gbps. For
design safety margin and power consumption, it was considered
that a single-ended pad could sustain 80 MHz operation of a line
capacitance of 10 pF (input capacitance of a FPGA pad) with 4 mA
drive strength. Therefore 96 pads would suffice for this design.
The TDC readout is time-multiplexed in order to provide the data
of 8 TDCs sequentially. Figure 4.8 shows the TDC to pad readout
interface. Note that, to save power, output pad data is only changed
when valid.
Figure 4.8: Chip readout synchronization and pad interface. The readout
clock (clk) run 4 times faster than the TDCs. Note that in order to save
power, the data pads value is changed only when valid. Drawing credits:
C. Niclass.
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Figure 4.9: Simplified schematic of an histogram builder. A dual ported
memory is used to adapt for frequency domains.
The flexibility of letting an FPGA post-process the raw data al-
lows us to use a more advanced technology (130 nm CMOS for the
Virtex II device used), increases yield, and lowers cost. Histogram
building in FPGA is conceptually trivial, as large dual-ported mem-
ories are available. A simplified schematics of histogram building
circuitry is shown in figure 4.9. Further data transfer to a computer
were possible through a variety of protocols such as USB or Ether-
net. A dedicated motherboard was designed with Virtex II devices
(see figure 4.10).
The complete system is shown in figure 4.11. A boundary
scan controller (JTAG) is also available to perform debugging of
the readout without compromising normal running operations. The
chip shown in figure 4.10 was used for range finding applications
[115], microlense testing, and it is in currently studied for use in a
prototype optical near infrared brain scanner.
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Figure 4.10: Top: The dual FPGA board designed for histogram process-
ing and data transfer to a computer. Bottom: Array of 128×128 SPADs
fabricated in 0.35 µm high-voltage CMOS technology. The chip measures
8× 5 mm2 with a pixel pitch of 25 µm. [115]
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Figure 4.11: System architecture of the 128× 128 array of SPADs with
integrated TDCs. The readout is interfaced with an FPGA for histogram
building and post-processing. Transfers of data to the computer are per-
formed through USB 2.0.
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4.3.2 Case study 2: SPSD 3D camera
The principle of operation of a continuous modulated wave TOF
camera is to measure the phase shift induced by the time-of-flight
of photons generated by a reference frequency f intensity modu-
lated light source. Per pixel, the receiver uses homodyne detection
principles where the reference source and its quadrature are used
to resolve phase and amplitude. From the phase ϕ, the depth d is
calculated as follows:
d =
c
2
· ϕ
2pif
.
In pixel
mixing
depth map
light source
intensity modulated at
frequency f
d= (c/2)∙(φ/2πf)
Modulator
Frequency f
φ
0°
90°
Filtering
Distance
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φ
Figure 4.12: Principle of operation of a continuous wave time-of-flight
measurement system. The phase shift of the received optical signal is
measured with electrical homodyne detection.
An overview of the system is shown in figure 4.12. A con-
tinuous modulated wave SPAD-based imager was shown in [116]
and [111]. In this work, a frame is captured in 45 ms† and the
†Recently this figure was decreased to as low as 10 ms
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illumination system is composed of 48 infrared LEDs producing
800 mW of optical power. Practically, the system composed of
60 by 48 pixels uses two 8-bit counters per pixel yielding a pitch
of 85 µm.
The readout strategy uses rolling row shutter and 8-columns
blocks parallel multiplexing. The data from the chip is transfered
to an FPGA for further processing and control of upload to a PC
through an USB interface.
The camera achieves a worst case precision of 11 cm and worst
case accuracy of 3.5 cm. This seemingly low performance is partly
due to the illumination setup, moreover systematic errors have not
been removed by calibration techniques. Therefore, a large perfor-
mance improvement is to be expected in the future with this tech-
nique.
4.4 Conclusion
In this chapter, we presented single-photon processing techniques
and readout strategies. Three processing techniques were detailed:
time-uncorrelated, time-correlated, and spatio-temporal correlated
processes. The readout strategies presented covered readout of the
array and readout of the chip. The tradeoffs of the different readout
schemes were discussed and analyzed. The case studies presented
illustrate some applications of these principle that were implemen-
ted in silicon.
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5.1 Motivation
OPTICAL clock distribution has been a subject of active re-search for the past two decades. Even as early as the1980s, with the rise of fiber-optics in telecommunications,
Goodman et al. were the first to present a thorough analysis of op-
tical interconnects for VLSI systems [117]. However, conventional
electrical distribution remains the norm to date. The reasons for
this trend were that very fast detectors in standard CMOS processes
were not available until recently. In addition, the need of ad hoc
packages for optical distribution and fiber coupling deterred most
manufacturers to pursue the optical clock route for cost and com-
patibility reasons.
Optical means for clock distribution and data transfer directly
on chip are attractive for a number of reasons. In primis, an opti-
cally coupled network is less subject to the usual performance limi-
tations of its electrical counterparts, such as skew, jitter, and power
consumption, especially at high frequencies. In addition, with the
emergence of 3D integration, fast through-chip communication and
clocking has become a real issue, whereas through silicon vias, the
currently proposed solution, are too bulky as of 2010 although they
seem to start being effectively and reliably mass-produced. On the
contrary, an optical channel can be implemented today through a
stack of thinned silicon chips using conventional micro-optics tech-
niques and air or dielectric based waveguides (figure 5.1). Silicon
dioxide and germanium waveguides can be used in a planar chip for
horizontally pushing optical pulses. Their fabrication is becoming
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thinned dies
Figure 5.1: Optical channels in a stack of thinned chip.
common-place and it is already CMOS compatible at least in some
SOI technologies [37].
Optical clock distribution can provide reduced skew and jitter
in distributing the synchronization signal, though not necessarily
slashing power [118]. A remaining problem is that of optical-to-
electrical conversion [119] which [118], [120], and [121] have tried
to solve with some success. However, much remains to be done
in this field even with the encouraging advances achieved in op-
tical clock distribution at the chip, package, board, and cabinet
level [117, 122–125]. Interesting new directions are currently be-
ing pursued using alternative waveguide materials, such as germa-
nium that can be used horizontally and vertically. Fabrication of
these waveguides can be performed even at low temperatures, thus
making them compatible with a post-processing step on advanced
deep-submicron CMOS technologies.
The development of purely electrical, high-performance clock
networks has meanwhile progressed in the last years, yielding sche-
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mes to locally generate high-frequency clock signals in the spirit of
a Globally Asynchronous Locally Synchronous (GALS) approach.
The solution generally adopted is that of a closed-loop-with-active-
compensation that is implemented by means of Phase-Locked Loops
(PLLs) and Delay-Locked Loops (DLLs) [126]. In this context,
much effort has been devoted to reducing jitter and power [119,
127–130]. However, these techniques are also generally power-
and area-hungry. Besides PLL and DLL based circuits, ring os-
cillators have been proposed. With their simple design, compact-
ness and predictable performance behavior [131], these circuits are
commonly used for localized clock (re)generation [132–134].
We propose a CMOS optical clock distribution scheme named
Oscar. Its application, detailed in section 5.3, is adapted to, but not
limited to synchronization of an embedded processor with Instruc-
tion Set Extensions (ISEs) implemented on chip. The particular
Custom Instruction Units (CIUs) proposed in this chapter are cir-
cuitries that perform logic and arithmetic operations at an internal
clock frequency that is significantly higher than that of the proces-
sor they serve. The system can be thought of as fully synchronous
but without the burden of global high-speed clocks that are replaced
by ultra-low-power optical clock pick-ups based on single-photon
detectors (fig. 5.2). The single-photon detectors used in this work
are CMOS compatible SPADs that were developed for the first time
in a sub-100 nm CMOS technology by our group [14]. At the time
of the design, the SPAD ensemble was choosen at the same time
that the first results of the 90 nm SPADs were available. We discov-
ered only later that the selected SPAD ensemble is not functional.
However, for the purpose of the following discussion and without
loss of generality, we used an external 0.35 µm SPAD.
The use of SPADs for the optical pickups, instead of conven-
tional photodiodes, has several advantages. First, due to the mecha-
nism of self-amplification of SPADs, no amplifiers nor comparators
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lense
source
sensors
Figure 5.2: Optical clock distribution example with a cone of light over
the chip.
are needed to convert optical onto electrical power. In addition, the
avalanche process is very fast, thus enabling picosecond resolution
in the synchronization edges. Second, thanks to SPAD sensitiv-
ity, it is possible to reduce the optical power used at the source
and to use a combination of several parallel signals operating in
close proximity. Finally, thanks to the miniaturization levels achie-
ved in deep-submicron SPADs, the real estate overhead is negligi-
ble [5, 13, 14, 86].
As an alternative optical pickup technology, APDs could be
used, the main advantage being an almost inexistent dead time that
could enable operating frequencies in the gigahertz range at the
price of a relatively complex amplification scheme and very strict
bias control circuitry. However, in Oscar, global synchronization
speeds are not critical, even nanosecond-long dead times are ac-
ceptable, as long as the timing resolution remains high, i.e. 100 ps
or less. As presented in chapter 2, spurious firing (dark counts)
and afterpulsing may occur in SPADs. However, these effects are
inherently canceled by Oscar architecture.
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The chapter is organized in the following manner. First the ar-
chitecture of Oscar is described in section 5.2. Section 5.3 details
a possible application that we implemented in our demonstrator.
Section 5.4 holds validation considerations (5.4.1), methodology
(5.4.2), and results (5.4.3). Finally the discussion in sections 5.5
and 5.6 covers both measurements and future work. The contents
of this chapter are adapted from the papers [135, 136].
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5.2 Architecture
In this section, we describe the architecture of two implementations
of the proposed clocking scheme. The frequency of first imple-
mentation is fixed, while it can be selected in a wide range for the
second. Both share the same principle of operation which is de-
tailed here after and in figure 5.3. A local oscillator is started by a
pulse from the sensor and it is then stopped after an integer number
RV of cycles. This mechanism ensures that the edges of all the
generated clocks on the chip are aligned at these synchronization
time-points. On the other hand, the clock edges in between might
not be aligned due to PVT variations. The limitation imposed by
this clocking mechanism is that data can only be safely exchanged
at the synchronization points.
The constraints in designing the optically synchronized ring os-
cillator were twofold. First, it should be relatively small and simple
so that the area covered is minimal compared to an equivalent “elec-
trical” clock distribution mechanism. Second, it should generate
exactly RV rising clock edges without glitches at various frequen-
cies including frequencies above 1 GHz.
sync
oscar 1 clkout
oscar 2 clkout
oscar 3 clkout
Figure 5.3: Principle of operation of the non-PVT compensated oscilla-
tor. The 3 Oscar oscillators situated on different locations on chip are all
started at the same time and run for RV = 7 cycles. Communication
across clock domains is guaranteed only on the synchronization points.
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5.2.1 Fixed Frequency Oscar
The simplified schematic of Oscar is shown in figure 5.4. The out-
put of the D-flip-flop FF1 is used to start the oscillator composed
of the NAND-gate and the inverters when a rising edge appears
on the SYNC input. The 7-bit down-counter starts from RV (the
Reload Value of the counter) after reset and decrements based on
a delayed version of the CLKOUT signal. When the counter under-
flows, the most significant bit is used to reset the D-flip-flop which
in turn asynchronously loads the counter with the programmable
RV value. Note also that the counter is active only when the oscil-
lator is enabled.
D Q
R
MSb
DEN
ALOAD
1 CLKOUT
RST
7-bit
counter
SYNC
FF1
VOP
SPAD
BIAS
Figure 5.4: Simplified schematic of Oscar. The D-flip-flop FF1 acts as
a filter on the SYNC input that is driven by a SPAD and enables the non-
PVT compensated ring oscillator. A 7-bit counter is used to reset the filter
which in turn stops the clock generating oscillator.
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The timing diagram of figure 5.5 illustrates the working opera-
tion. For glitchless clock generation, the following relation must be
true:
δfb < τ/2
where δfb is the delay of the feedback loop from/to the output of
the NAND-gate passing through the underflowing counter, and τ is
the clock period. When the clock frequency reaches the gigaherzt
range, τ/2 approaches δfb. Fortunately, the feedback loop delay
can be easily adjusted by selecting the proper feedback point in the
delay line. Selecting odd or even taps, a delay values in the range
of [0, τ/2] and [τ/2, τ ] respectively can be chosen. Note that in the
preceeding discussion, the jitter of the SYNC signal and the gener-
ated clock was deliberately omitted for clarity. A safety margin is
also required to cope with these signals uncertainties. The feedback
loop delay mechanism is also suitable for this.
sync
osc en
clkout
int clk
counter RV RV-1 1 0 -1 RV RV-1
int nrst
Figure 5.5: Timing diagram of the inner workings of Oscar. Note that the
internal asynchronous reset, is active when the counter underflows.
The layout of the fixed frequency version of Oscar is shown
in Figure 5.6. The three constituting elements are the SPAD, con-
trol logic, and fixed frequency ring oscillator. The SPAD has been
described in section 2.1.1. Its active region is separated from the
rest of the design by 10 µm in order to limit substrate noise injec-
tion. For the same reason, the ring oscillator has a triple guard ring
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to capture substrate charges generated by the mass of switching in-
verter gates that form the oscillator. These measures may be relaxed
in future implementations of Oscar in the interest of compactness.
The controller, contains 46 digital cells and runs at 550 MHz. The
total size of the cell is of 68 µm× 27 µm and could be compacted
by at least 25 % with a smaller active area SPAD, shorter safeguard
distances, and higher frequency oscillator.
Figure 5.6: Layout of Oscar with fixed 550 MHz oscillator. Dimensions:
68 µm× 27 µm.
5.2.2 Variable Frequency Oscar
A detailed version of the schematic is shown in figure 5.7 in con-
junction with figure 5.5, a timing diagram of the relevant signals in
operation. Note here the SYNC signal selection in order to test with
the accompanying SPAD as well as an electrical signal. The CLK-
OUT output is the first tap of the delay chain in order to minimize
the delay and jitter between the SYNC pulse and the first edge of
the generated clock signal. Glitches at the output may arise due to
the counter-reaction control loop delay. To avoid glitches, the 3-bit
DELAY SEL enables a fine selection of delays in the control loop
by selecting several readily available shifted versions of the clock.
This mechanism is especially necessary on the variable oscillator
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version of Oscar because of the large difference between the oscil-
lator’s possible periods and the fixed delay of the counter-reaction
loop from the counter to the oscillator’s output.
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FF1
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Figure 5.7: Detailed schematic of Oscar. The D-flip-flop acts as a filter
on the sync input that is driven by a SPAD and enables the non-PVT com-
pensated ring oscillator. A 7-bit counter is used to reset the filter which in
turn stops the clock generating oscillator.
The layout of the variable frequency Oscar is shown in Fig-
ure 5.8. The three constituting elements are the SPAD, control
logic, and variable ring oscillator. The SPAD has been described in
section 2.1.1. A much smaller device could be beneficial in terms
of area, noise, and afterpulsing, due to the reduced carriers involved
in an avalanche. It’s active region is separated from the rest of the
design by 10 µm in order to limit substrate noise injection. For the
same reason, the ring oscillator has a triple guard ring to capture
substrate charges generated by the mass of switching inverter gates
that form the oscillator. The controller occupying the space be-
tween the SPAD and the ring oscillator, contains 58 digital cells.
The total size of the cell is of 53 µm× 66 µm.
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Figure 5.8: Layout of Oscar variable frequency oscillator. Dimensions:
53 µm× 66 µm
5.2.3 Metastability
Both fixed and variable oscillator implementations are subject to
metastability issues on the filtering flip-flop FF1. In fact, if the
recovery or removal times of this flip-flop are violated the system
may become unstable or even oscillating. This is due to the fact that
a metastable osc en will propagate through the reset feedback loop
to int nrst. However, we force by design the SYNC signal to occur
at a predefined interval δT . Therefore, for a given oscillator period
δosc we choose a reload value RV such that
δT − δrecovery − δprop < RV × δosc
or
δT + δremoval − δprop > RV × δosc
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where δrecovery and δremoval are the recovery and removal times of
the reset signal with respect to the clock of the flip-flop. δprop is
the propagation delay inherent to the feedback loop. Again, as dis-
cussed in section 5.2.1, the jitter of the SYNC signal and the gener-
ated clock impact metastability and an extra safety margin should
be taken for this.
5.2.4 Skew and Jitter
A clock distribution network using Oscar must, like any other clock
distribution network, control skew and jitter at all endpoints. As al-
ready mentioned, skew can be reduced to almost zero, thanks to the
optical distribution approach. However, a mismatch due to tech-
nology variations might introduce a systematic offset between the
leading edge of two Oscar generated clocks trees. Note that, in the
scheme proposed. only the skew of the leading edge of the first
clock cycle is important. The same is true for jitter. The jitter of the
first clock edge here is dominated by the SPAD’s jitter. In fact, the
filter flipflop and NAND gate contributions are negligible. The sen-
sor’s jitter was not optimized in this design (400 ps for 90nm SPAD
and 80 ps for an external 0.35 µm SPAD). For reference, commer-
cial microprocessors have clock distribution jitter as low as a few
picoseconds for multi-GHz clock frequencies at the cost of large
silicon area.
5.3 Practical implementation of Oscar in VLSI
We present one possible application of the Oscar clocking scheme.
In order to highlight the peculiarities of the proposed application,
let us review those approaches that are relevant to it.
The distribution of clock signals, whether optical or electrical,
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has a major role not only in synchronous systems [137] but also
in systems with limited or localized synchronicity. An example of
such systems are GALS systems [138], where important power sav-
ings are realized by creating localized clock domains and replacing
a global clock with asynchronous data exchange protocols. In the
GALS approach, a core optimization lies in the selection of a sweet
spot frequency for the localized clock domains. Another issue is
that of the selection of the proper data exchange protocol to mini-
mize the area and power impact to the overall design. Reliable data
transfer at high bandwidth between clock domains is addressed by
several methods [138–140]. “Pausible Clocking” is one such mech-
anism of special interest to us. The idea is to “pause” the clock
to allow safe latching of transmitted data between modules. The
transmission can be done through FIFOs [141] or directly [142] but
some synchronization is needed. These systems usually suffer from
non-deterministic execution which complicates testing and valida-
tion [143].
The demand of widely specialized processors has lead to single-
die, multi-die packaged, or multi-package heterogeneous systems.
An example of the last category are coprocessor systems which
were highly in vogue twenty-years ago [144, 145] though some
more recent work revisits the paradigm [146–148]. ISEs can be
seen as an evolution of coprocessors. While coprocessors expand
processor functionality with datapath and control logic through a
defined external interface, ISEs with CIUs, are only an addition to
the processor’s datapath. A careful choice of “accelerated” instruc-
tions is required and has been done manually until Clark et al. first
demonstrated automatic selection [149]. Further research also con-
firmed the viability of automatic ISEs detection [150–155].
The application of Oscar proposed here builds on the experi-
ence of GALS, coprocessors, and ISEs while avoiding their limita-
tions. The clocking circuit implementing these ideas was designed
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into an integrated circuit and used to test a wide variety of trade-
offs. The demonstrator chip was implemented in a standard 90 nm
digital CMOS technology. Chips in this process can be thinned to
several tens of micrometers, thus enabling the Oscar technology to
be used in 3D stacks where the optical clock would be transmitted
through chips.
The chip whose architecture is shown in figure 5.9, was fabri-
cated in TSMC 90 nm CMOS technology. Two 32-bit OpenRISC
processors were included along with a custom bus interface. The
processors which will be described in more details in the following
section, have 8 kB instruction cache and 8 kB data cache each.
Bus Bridge
Oscar Chip
FPGA
Bus Bridge
Mem
Ctrl
Bus
Arb VGA USB Timers
OR1390
CIUs
I$
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D$
8kB
4w-lru
Bus Adapter
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CIUs
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4w-lru
Bus Adapter
BIOS
ROM
Figure 5.9: Architecture of the Oscar chip and system’s peripherals.
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Two sets of custom instructions were implemented. The first
set was included in the left processor and was designed specifically
to work with Oscar. The second set of custom instructions are de-
signed to demonstrates Coherent DMA, Speculative DMA, Virtual
Ways, and Way Stealing as presented by Kluter in [156–158].
The bus adapter allows the processor and bus to work at differ-
ent clock frequencies. While we fixed the bus frequency at 50 MHz,
the processors can run up to 260 MHz. In this pad-limited design,
the bus bridge was designed to reduced the number of pads to in-
terface with and maximize power supply pads. For power supply,
78 pads were used while 87 pads were used for data and control.
All the peripherals such as main memory, VGA and USB in-
terfaces, and BIOS are implemented after the bridge in a FPGA.
While this choice may not be optimal for performance, especially
for the main memory, it is suitable for all the testing of Oscar where
the programs and data used can fit the caches. The micrograph
in figure 5.10 shows the pad-limited chip design. The die size is
3940 µm× 1875 µm for a total of 104 kGates.
OR1390OR1390
CIUs
CIUs
SPAD
Figure 5.10: Micrograph of the Oscar chip fabricated in TSMC 90 nm
CMOS technology. Die size: 3950 µm× 1875 µm. Gate Count: 104k.
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5.3.1 Processor and Custom Instructions
The OpenRISC project [159] provides specifications of a free, open
source 32/64-bit RISC/DSP architecture. It’s conception is very
well suited to embedded systems. The project provides the archi-
tecture, an open source implementation, and a complete software
development kit. The OpenRISC 1000 instruction set-compliant
processor used by Kluter in [156–158] was ported from FPGA fab-
ric to ASIC. The ASIC derivation (OR1390) used in this work,
was adapted for TSMC 90 nm CMOS semi-custom flow based on
Low-Vt standard cells and memories. The processor has a 5-stage
pipeline in-order architecture with 8 kilobytes 4-way set associative
data cache and 8 kilobytes 2-way set associative instruction cache.
Both caches use a LRU replacement policy. The custom instruc-
tion interface∗ allows multi-cycle custom instructions to be added
to the processor. Figure 5.11 represents the usual timing diagram
of a multi-cycle custom instruction call from the processor.
Clock
clk en
n
start
data a
data b
result
done
Figure 5.11: Timing diagram of a multi-cycle Altera NiosII compliant
custom instruction.
∗compliant with Altera Nios II [160]
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5.3.2 Custom Instruction Units and Oscar
We manually implemented three CIUs in order to test the Oscar
clocking scheme. Each of these three CIUs contains control logic
in form of a Finite State Machine (FSM) to provide multi-cycle ex-
ecution. The first CIU is a textbook implementation of a radix-1
non-performing restoring 16-bit integer divider. This radix-1 di-
vider takes 17 cycles to complete. The second CIU is a classic
multi-cycle 32-bit integer multiplier with 32-bit integer result. This
CIU takes 36 cycles to complete. Finally we implemented a shifter
that supports arithmetic and logic shifts as well as rotations. This
shifter performs a single shift each cycle making its execution time
in clock cycles dependent on the number of positions to shift.
The variable-cycle Custom Instructions (CIs) require that, for
a fixed Oscar configuration, the done control signal be extended
until the next synchronization timepoint. The added logic called
done wrapper is shown in figure 5.12. The start wrapper was added
in order to synchronize the start signal in the special case where
the processor would also be clocked by Oscar and a CI call is not
aligned on a synchronization boundary. Although not strictly nec-
essary, these synchro wrappers make use of Oscar state information
and are almost transparent in normal operation. Their asynchronous
design introduces only combinatorial delay to the control signals
path.
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Figure 5.12: CI call synchronization logic is used to ensure the start and
done control signals are extended to the synchronization timepoints.
106
Results
5.4 Results
Validation of an ASIC design plays an important role in ensuring
that design specifications be met before fabrication. Beside lengthy
simulations at RTL or gate level, emulation is a key validation step.
The process has been made popular by the wide adoption of FPGA
platforms. Before presenting the results related to the use of Oscar
clocking, we emphasize the validation of the system as a whole in
the following section.
5.4.1 System Pre-validation
The system architecture described in figure 5.9 is based on a Chip–
FPGA codesign. Validation of the whole system was performed
on a dual FPGA board shown in figure 5.13(a). The FPGA on the
left containing the memory controller, the bus arbiter, a VGA con-
troller, the BIOS, a timers module, and the USB interface used for
software transfer and configuration. The second FPGA held the
same code used for the chip except for the technology specific parts
(memories, flip-flops, and Oscar).
The bidirectional interface has been thoroughly tested between
the two FPGAs. When moving to the Oscar chip daughterboard
(fig. 5.13(b)), the differences in timing due to the high capacitative
load of the connectors limit the maximum speed of the chip-to-
mainboard communication to around 70 MHz.
5.4.2 Test setup and methodology
Functional tests were first performed with external clocking as op-
posed to Oscar clocking. Correct functionality of the CPUs and
custom instructions were validated. Especially the CIs were thor-
oughly tested with all combinations of input values, when possible.
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(a) The dual FPGA board used to val-
idate the systems’ architecture.
(b) Daughterboard holding the Os-
car chip and interfacing to the FPGA
board.
Figure 5.13: Motherboard and daughterboard used in the testing of the
Oscar chip.
To measure the frequencies of the oscillators, we use the CPU
frequency counter that basically counts the clock cycles in a mil-
lisecond. In order to measure the oscillator frequency fosc, we
set Oscar’s sync at a frequency fsync, successively increment the
reload value RV , and record the reported frequency value. The
maximum value approaches the real value and we see the following
trend of reported frequencies:
fsync, 2fsync, . . . , Nfsync,
N+1
2 fsync, . . . ,
M
2 fsync,
M+1
3 fsync, . . .
This is easily explained by the fact that whenever
RV × fsync > k × fosc,
we are crossing a synchronization time-point boundary and, there-
fore, the oscillator is stopped until the following sync arrives.
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Power measurements were performed with a Tektronix TM502A
current probe amplifier connected to a Picotech Picoscope 6403. A
single measure is the average of 20 frames. A frame consists of
5 MSamples spanning 200 ms. The measurement precision, or re-
producibility, was 1 % of the absolute value. We only sampled the
core voltage (1.2 V) thus leaving out I/O power (2.5 V). When-
ever we measured dynamic power, unused parts were deactivated
through clock gating.
The optical setup consists of a 637 nm laser diode. The nom-
inal frequency of the diode is 40 MHz. However, the laser diode
controller was also clocked externally with a function generator
at lower frequencies. The uncollimated laser beam was directly
pointed to the surface of a 0.35 µm SPAD chip directly connect to
the Oscar chip. The laser power was chosen to minimize pile-up
effects. Figure 5.14 shows the optical setup used.
Laser
Filter
Oscar board
FPGA board
SMA
Laser
Filter
SPAD board
SMA
Oscar board
FPGA board
SMA
Figure 5.14: Left, the original setup to test the Oscar chip with the inter-
nal SPADs. Right, the setup used for the tests with electrical connection
between a 0.35 µm SPAD chip and the Oscar chip.
All experiments were conducted at 20 ◦C and 1.2 V core volt-
age. In all the tests, the influence of the bus clock, fixed at 50 MHz,
has been minimized. For example, the test operations are per-
formed on cached data values or processor registers to prevent bus
accesses besides the initial mandatory external memory fetches.
This method maximizes power consumption and performance since
a bus access would stall the processor for several cycles.
109
Single-Photon Clocking
All chip control signals such as clocking muxes and Oscar pa-
rameters, were configured at run-time by the processor. The soft-
ware was built with a customized toolchain based on GCC 3.4.4 in
which custom instruction assembly opcodes were added. A JTAG-
like interface is also available to set these parameters externally.
Figure 5.15 show the clocking architecture in place to test oscar.
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Figure 5.15: The clocking of the different parts of the chip can be selected
either by the main CPU or externally by a JTAG-like interface.
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5.4.3 Measurements
The clock frequencies of the variable oscillator range from 114 MHz
to 534 MHz while the fixed frequency oscillator runs at 502 MHz.
These measures vary within 5 % across different chips. The proces-
sor was validated to run up to 260 MHz.
Power measurements independent of Oscar clocking operation
are reported in the following table:
Static Power 42 µW
Dynamic Power 0.24 mW/MHz
Static power includes the complete dual core system except IO
power. Dynamic power for one CPU is measured with a tight loop
of operations rearranging assembly code to prevent data depen-
dency as much as possible. The maximum value is selected. Note
that only the 1.2 V core power is reported in this measurement.
Three operations were tested: division, multiplication, and logic
shift left. For a given operation, a loop of 10 000 iterations is
run. The elapsed wall time for the loop execution is recorded in
order to compute the Million of Operations Per Second (MOPS)
figure. Depending on the operation, several ways of execution were
tested. For the division, we used the software division available
in the toolchain, the CIU clocked normally, and the CIU clocked
with Oscar. For the multiplication, we ran the tests with the dat-
apath’s single-cycle multiplier, the CIU clocked normally, and the
CIU clocked with Oscar. For the shift operation, we only com-
pare the single-cycle datapath shifter with the CIU clocked with
Oscar. In fact, for this operand-dependent variable-cycle instruc-
tion, the power is highly correlated with the operand value. Fig-
ures 5.16, 5.17 and 5.18 present power measurements versus mil-
lion of operations per second (MOPS).
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Figure 5.16: Power measurements of the division operation. Note the
expected linear trend of each set of measurements. The software division
is here compared to the CIU only, our system lacking dedicated hardware
division.
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Figure 5.17: Power measurements of the multiplication operation. Note
the expected linear trend of each set of measurements. The datapath mul-
tiplier is compared to the multi-cycle CIU.
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Figure 5.18: Power measurements of the logic shift left operation. The
data dependent variable-cycle CIU clocked with Oscar is run with a va-
riety of input values, however the trend of the curve is still linear. The
internal datapath shifter is also shown as reference.
The offset of approximatively 10 mW is the sum of static power
and dynamic power due to the bus circuitry running at 50 MHz.
To be fair when comparing the different implementations, we
use the following well-known figure of merit:
κ = performance/(power× area)
Since our design is pad-limited, the area of the functional units,
both CIUs and datapath, were recomputed separately. The con-
straints were 80 % cell area usage, 500 MHz clock for datapath unit,
and 2 GHz clock for the CIUs.
The figure of merit for the multiplication and shift operations
are reported in Table 5.1. Note that division is only represented
with the CIU because of the lack of single-cycle datapath divider
unit in our OpenRISC architecture.
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Instruction Perf/Power Area Figure of Merit
[MOPS/mW] [10−3 mm2] [MOPS/(mW·mm2)]
Mult DP 0.677 14.558 46.543
Mult CIU 0.184 4.573 40.303
Mult CIU+Oscar 0.382 4.573 83.631
Shift DP 0.711 2.077 342.816
Shift CIU+Oscar 0.636 1.598 398.326
Div CIU 0.304 2.874 105.775
Div CIU+Oscar 0.539 2.874 187.543
Table 5.1: Figures of merit and area of CIUs and datapath units.
5.5 Discussion
The Oscar design shares some similarities with [161]. While ap-
plied to GALS designs, the digitally controlled clock multiplier
of [161] also uses a gated ring-oscillator and counter. We differ
from that design by being exclusively standard-cell based albeit be-
ing slightly less efficient in area, power and noise, because of the
number of inverters and multiplexers used.
When compared to GALS designs, our clocking scheme is com-
pletely deterministic. In fact, our design is completely synchronous
and all the known design verification rules still apply. For example,
the synthesis constraints are set such that the CIU clocks frequen-
cies are a multiple of the CPU clock. In this way, the synthesizer
takes care of setup and hold time across time domains.
From the literature it is known that the use of photonics as
means of clock distribution can only replace a small part of the
total clock network power [119, 139]. The large capacitance to be
switched is generally at the leaves of the clocking tree. The gran-
ularity of placing the optical-to-electrical converters is highly de-
pendent of their area but also to the optical distribution means. For
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example, if the sensors were extremely small, one could have op-
tical clock latches. The optics required to efficiently distribute the
light could be based on holography. However, we place ourselves
in a larger-grain approach by only clocking a few Oscar units. Op-
tical distribution could be done with fiber optics although for sake
of simplicity we beamed a sufficiently powered laser over the entire
surface of the chip.
From the result section, multi-cycle CIUs can have better power
efficiency with Oscar clocking. The difference of power between
operations with and without Oscar is due to the CPU frequency
difference. In fact, for the same performance target (MOPS), the
CPU frequency of the Oscar operated system is a fraction of that of
a non-Oscar operated one. Furthermore some energy is wasted in
the latter while the stalled-cpu waits for the CIU’s result.
When comparing datapath single-cycle operations (multiplica-
tion and shift) with the Oscar enabled CIUs, we note that the former
are more power efficient. However this comes at the cost of larger
on die area. The introduction of the figure of merit tries arbitrar-
ily to balance these trade-offs. The benefits of Oscar may not be
completely exploited in the area unconstrained case however the
simplicity of both the clocking circuitry and CIs allow fast design
development. Finally note that these power results are independent
of the use of an optical clock.
Although only the electric input of Oscar could be tested, the
non-idealistic features of the SPADs are mitigated in this design
in different ways. Reload time, after pulsing, and dark count are
mitigated by the filtering inherent to the function of Oscar. The
triggering window is purposely left small enough at the end of the
clocking period so that spurious hits’ impact is minimal. Any af-
terpulses are filtered by the SYNC flip-flop FF1 in figures 5.4 and
5.7. The jitter of the SPAD was not optimized, however it could be
reduced easily by employing several sensors and OR-wiring their
115
Single-Photon Clocking
outputs. The fixed frequency oscillator was meant to run at 1 GHz
while variable oscillator would have selected frequencies between
200 MHz and 1.5 GHz. However a mistake in simulating the design
yielded approximatevely half of these values. This should be fixed
for a future design.
5.6 Conclusion
Single-Photon clocking as presented in this chapter shows some in-
teresting applications. The simplicity of the design of Oscar itself
and of the driven logic can be compelling in applications where
power, performance, and area are serious constraints. Other appli-
cations could span from DSP to Network processors. In the secu-
rity application context, Oscar could be used to generate a random-
clock. In fact, when illuminated with non-coherent light, a SPAD
produces uniformly spaced pulses (Poisson arrival times). This can
be used to generate a truly random-clock with some simple filtering.
Also, the Oscar clocking scheme could be used in a 3D stack.
Die thinning would be required for the optical clock to pass through
to underlying dies. A discussion of die thinning can be found in
[135]. Trade-offs between emitter power, die thinning and wave-
length are required to be evaluated. Oscar clocking in this context
could be achievable, however data-communication between dies
should also be addressed.
We presented a clocking scheme based on a globally optically
synchronized local oscillator named Oscar. It was applied to Instruc-
tion Set Extensions for an embedded processor using multi-cycle
Custom Instruction Units. We presented an implementation of Os-
car in 90 nm CMOS with the infrastructure around it. We dis-
cussed the power measurements results as a trade-off between per-
formance, power and area. We briefly commented on similarities
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and differences compared to Globally Asynchronous Locally Syn-
chronous systems. Finally, we presented some applications of this
clocking scheme whether for security as truly random-clock gener-
ation or for 3D integration.
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6 OUTLOOK
SEVERAL other applications that can take advantage of highlyintegrated standard CMOS SPADs are of great interest. Afew of them are mentionned in the following paragraphs.
Fluorescence is the result of spontaneous emission in fluoro-
phores (fluorescent molecules) after absorption of light or other
electromagnetic radiations. The lifetime of the fluorescence is a
measure linked to the exponential decay rate of this process. The
decay rate of fluorescence is highly dependent on environmental
parameters. For example, in biological applications, these param-
eters would be concentration of ions (Na+, Mg++, Ca++), oxygen
concentration, or pH value [105]. Specifically designed fluorescent
dyes have been developed where the decay rate changes as a func-
tion of the environmental parameter chosen. Hence by measuring
the emission decay on a per pixel basis, one can create an image of
these parameters. This technique is known as FLIM.
TCSPC can be used to precisely measure such decay; SPAD-
array based prototypes used for FLIM applications have been shown
by Gersbach et al. [162–165]. The particularity of the sensor chip
described in [164] is the integration of a per pixel time-to-digital
converter that can be used for time-correlated or time-uncorrelated
imaging. Following the same idea, [112] presents, to date, the
largest array of SPADs with on-pixel TDCs. The 160×128 array
chip is shown in figure 6.1. The chip has been bonded directly on
the board to limit inductive and capacitive effects of packaging on
the 160 Mbps readout lanes. Impedance controlled and matched
length lines were used to connect the 256 data lines∗ to two Xilinx
∗two times 128 lines in fact: the chip’s readout is split vertically in two parts.
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Figure 6.1: Prototype of 128×160 130 nm CMOS SPAD array used for
instance in FLIM applications [112] designed by us. This daughter-board
connects the sensor chip to two Virtex-4 devices on the motherboard with
320 length-matched impedance-controlled data lines for high-speed oper-
ation.
Virtex 4 FPGAs on a dedicated motherboard were all signal pro-
cessing is performed before data transfer to a computer.
Several other applications of SPAD-based imaging techniques
exist. In the bioimaging area, Fo¨rster Resonance Energy Transfer
(FRET) is described in [105] while Fluorescence Correlation Spec-
troscopy (FCS) and FLIM are described in [166]. Positron emission
tomography (PET) could take advantage of the high integration at-
tainable with SPADs if faster scintillators are developed in the fu-
ture [167].
High-energy physics has been the driver for fast, low jitter,
high sensitivity detectors. In fact most of the research on photo-
diodes emerged from the need of detecting particles’ induced pho-
tons arrival time with very precise timing. As direct detection of
the particles is not always achievable, practicality imposed the use
of scintillator-optodetector pairs. While PMTs, MCP, and APDs in
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sub-Geiger mode are still used in this field [168,169], Geiger mode
photodiodes have been used as well [170].
In [103], a gamma, X-ray, and high energy proton radiation-
tolerant SPAD has been developed for space applications. The
32×32 imager was designed to detect the atmospheric oxygen emis-
sion due to oxygen recombination, also known as Earth’s airglow.
Satellites use this phenomenon to infer their position with respect
to earth in order to maintain geostationary orbit. The choice of a
standard CMOS technology was driven by size and weight for in-
clusion in a low-cost micro-satellite. This solution could be further
miniaturized with key benefits being lower DCR, lower dead time,
lower afterpulsing, and lower optical cross-talk [171].
A different kind of application is that of quantum cryptogra-
phy. A good overview of the field is given by Gisin et al. in [172].
Random-number generation (RNG) is of particular interest for cryp-
tography and secure communication. The main difficulty in RNGs
is to generate truly random numbers and doing so at high frequency
rates. Beamsplitting random number generators were shown in
[173, 174] for example. These systems take advantage of the cor-
puscular nature of photons by forcing the photons to choose a path
at a Y intersection (beamsplitter). The length of the two paths is dif-
ferent and a single-photon detector at each end reveals which path
was taken. Commercial products such as ID Quantique’s use semi-
transparent mirrors to achieve the same goals [175]. These meth-
ods generally reach a generation rate of circa 4 Mbit/s. In [176],
the time between the arrival of two photons is measured with a
restartable clock. The random bits are generated by comparing two
consecutive measurements, t1 and t2, t1 < t2 yielding a 0, t1 > t2
a 1, and no bits are generated when t1 = t2. The rate of random-
number generation achieved in that work is 1 Mbit/s. In [177] the
output of a InGaAs APD illuminated with a attenuated distributed
feedback continuous wave laser is combined with a local 1.03 GHz
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gating clock. After filtering, the position of the detected photons is
tagged to produce the random bitstream according to whether the
photon arrived in an even (’1’) or an odd (’0’) clock cycle. This
method leads to a random-number generation rate of 4.01 Mbit/s.
This work has no pretension to being exhaustive in listing all
the possible applications of SPADs in digital CMOS technology.
The practicality of few proposed applications is within the limits of
today’s technology. The concepts illustrated by these applications
may be amenable to be employed in other contexts. With advances
in integration of SPADs with lower noise, lower jitter, and lower
dead time, the trade-off taken today will need to be reassessed. The
basic assumption of this work is that high integration of SPAD tech-
nology is available. To conclude this dissertation, we will present
future work related to our contributions in chapters 2–5.
Single-photon detection still needs to be perfected in deep sub-
micron technology. While SPADs in 90 nm and 130 nm have been
demonstrated, much effort still needs to be profused in order to
fine tune performance. The main challenges in deep sub-micron
technology are premature edge breakdown and tunneling effects,
both of which affect noise. High doping concentrations and dif-
ficulties in controlling the fabrication process contribute to these
effects. While devices built in dedicated processes will arguably
have better performance than the ones built in standard processes,
the intimate knowledge of the process in the second case has en-
abled us to achieve excellent results. The use of shallow trench
isolation (STI), combined with controlled doping gradients at its
surface shown in [165], or the use of an optional deep N implant to
form a triple-well twin-tub structure shown in [178], are two good
examples of DCR reduction.
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In the field of short range optical communications, as described
in chapter 3, we demonstrated theoretical channel capacities in ex-
cess of 100 Gbps. However for a practical implementation several
issues are still to be solved. First, source coding is required for reli-
able communication over a noisy channel. On both the transmitter
and the receiver sides, an implementation of the required decoding
logic is needed in order to assess area and power utilization. Sec-
ond, the proposed modulation scheme PPM, requires precise clock
synchronization. The effects of jitter and clock mismatch on noise
need to be bounded and controlled. Finally, a practical implemen-
tation of a packaged-aware optical channel still needs to be shown.
We believe that the all digital nature of the proposed system has in-
teresting advantages over traditional methods. However, at the time
of this writing, we cannot yet make a strong argument in favor or
against of the proposed approach. The time-to-digital converter in
section 3.3 was designed in FPGA as a proof-of-concept for a de-
modulator. Although its single-shot performance did not reach the
desired figures for PPM demodulation, it can still reach excellent
resolutions in situations where averaging is possible. FPGA based
TDCs are increasingly important in initiatives such as OpenPET.
We believe that further development of this technology is essential.
Future work on SPAD-based imagers may go toward integration
of larger array of pixels, increased timing accuracy, faster frame
readout, in-pixel or on-chip processing, or any combinations thereof
[179]. Inexhaustive as this list might be, we believe that stan-
dard CMOS single-photon imaging is becoming a viable solution
for applications such as time-of-flight cameras and FLIM/FRET.
As larger arrays are constructed and higher frame rates targeted,
managing the large amount of data generated will become critical.
Whether processed on-chip or off-chip, high bandwidth transfers
will be required and new readout strategies enacted. Also light
concentration techniques such as microlenses need to be perfected
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to reclaim inactive areas due to SPAD guard ring and in-pixel cir-
cuitry.
Optical clock distribution has the potential of providing effort-
less clock distribution over a large area. The granularity at which
optical-to-electrical conversion should be applied has to be care-
fully chosen. In fact, the proposed system can only ensure clock
synchronization between domains when the optical signal triggers
the oscillators. Control of the jitter of the generated clocks still
needs much attention. The implementation shown in chapter 5 uses
a simple inverter-delay ring-oscillator. The use of differential sig-
naling and capacitance-controlled delays would lead to a denser and
more power efficient oscillator. Working in photon starved regime
is required to prevent pile-up effects. If the system becomes highly
integrated, this problem also needs to be addressed.
To summarize, the main contributions of this thesis are three-
fold: single-photon CMOS communication paradigms, single-pho-
ton processing and readout techniques, single-photon clocking and
synchronization methods. Single-photon communication was achie-
ved using a combination of SPADs and ultra-fast TDCs in a pulse
position modulation scheme. In this context, theoretical channel
capacity limits in the presence of noise and other non-idealities
typical of SPADs were derived; a TDC with 17ps resolution was
demonstrated in a standard FPGA fabric. To the best of our knowl-
edge, at the time of its writing, this is the highest reported resolu-
tion for a TDC of this kind. Single-photon processing and readout
was achieved in several technologies, focusing on image sensor de-
sign, whereby massive parallel architectures were studied and im-
plemented in CMOS. Single-photon clocking and synchronization
was demonstrated allowing potential zero skew systems irrespec-
tive of the chip area. The power benefits of this approach in embed-
ded systems with instruction set extensions are particularly inter-
esting. These contributions make this thesis worthwhile for further
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studies in the field of embedded design and optimization as well as
in the fields of supercomputing and multi-core VLSI design.
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